


Device Modeling Report

COMPONENTS: OPERATIONAL AMPLIFIER
PART NUMBER: NJM2749
MANUFACTURER: NEW JAPAN RADIO



Bee Technologies Inc.

Spice Model



```


*$
* PART NUMBER: NJM2749
* MANUFACTURER: NEW JAPAN RADIO
* All Rights Reserved Copyright (C) Bee Technologies Inc. 2008
.SUBCKT NJM2749 OUTA -INA +INA V- +INB -INB OUTB V+
X_U1  +INA -INA V+ V- OUTA NJM2749_SUB
X_U2  +INB -INB V+ V- OUTB NJM2749_SUB
.ENDS NJM2749

.SUBCKT NJM2749_SUB 1 2 3 4 5
C1  11 12 2.8868E-12
C2  6 7 10.000E-12
CSS 10 99 1.0000E-30
DC  5 53 DY
DE  54 5 DY
DLP 90 91 DX
DLN 92 90 DX
DP  4 3 DX
EGND 99 0 POLY(2) (3,0) (4,0) 0 .5
FB  7 99 POLY(5) VB VC VE VLP VLN 0 35.368E6 -1E3 1E3 35E6 -35E6
GA  6 0 11 12 113.10E-6
GCM 0 6 10 99 2.8409E-9
ISS 3 10 DC 130.00E-6
HLIM 90 0 Vlim 1K
J1  11 2 10 JX1
J2  12 1 10 JX2
R2  6 9 100.00E3
RD1 4 11 8.8419E3
RD2 4 12 8.8419E3
RO1 8 5 50
RO2 7 99 25
RP  3 4 1.8000E3
RSS 10 99 1.5385E6
VB  9 0 DC 0
VC  3 53 DC 2.2979
VE  54 4 DC 2.2979
Vlim 7 8 DC 0
VLP 91 0 DC 20
VLN 0 92 DC 20
.MODEL DX D(Is=800.00E-18)
.MODEL DY D(Is=800.00E-18 Rs=1m Cjo=10p)
.MODEL JX1 PJF(Is=24.250E-12 Beta=98.392E-6 Vto=-.9996)
.MODEL JX2 PJF(Is=11.750E-12 Beta=98.392E-6 Vto=-1.000400)
.ENDS
*$


```

Output Voltage Swing

Simulation result




Evaluation circuit




Output Voltage Swing	Measurement	Simulation	%Error
+Vout(V)	+13.500	+13.499	-0.010
-Vout(V)	-13.500	-13.499	-0.010

Input Offset Voltage

Simulation result




Evaluation circuit




Vos	Measurement		Simulation		Error	
	0.800	mV	0.797	mV	-0.380	%

Slew Rate

Simulation result




Evaluation circuit




Slew Rate(v/us)	Measurement	Simulation	%Error
	13.000	12.538	-3.550

Input current Ib, Ibos

Simulation result




Evaluation circuit




	Measurement	Simulation	%Error
Ib(nA)	50.000	50.599	1.200
Ibos(nA)	25.000	24.989	-0.040

Open Loop Voltage Gain vs. Frequency , Av-dc, f-0dB

Simulation result




Evaluation circuit




	Measurement	Simulation	%Error
f-0dB(MHz)	2.000	2.070	3.500
Av-dc(dB)	100.000	102.675	2.680

Common-Mode Rejection Voltage gain

Simulation result



Evaluation circuit



$CMRR=20*LOG(136066.1197/(25.019/10)) = 94.709 \text{ dB}$

CMRR (dB)	Measurement	Simulation	%Error
	92.000	94.709	2.940