


# Device Modeling Report

COMPONENTS:MOSFET: OPERATIONAL AMPLIFIER  
PART NUMBER:NJM2068  
MANUFACTURER: NEW JAPAN RADIO CO.,LTD



**Bee Technologies Inc.**

## SPice Model




```

*$
* PART NUMBER:NJM2068
* MANUFACTURER: NEW JAPAN RADIO
* All Rights Reserved Copyright (c) Bee Technologies Inc. 2007
.SUBCKT NJM2068 OUT1 -IN1 +IN1 VEE +IN2 -IN2 OUT2 VCC
X_U1  +IN1 -IN1 VCC VEE OUT1 NJM2068_SUB
X_U2  +IN2 -IN2 VCC VEE OUT2 NJM2068_SUB
.ENDS NJM2068
.SUBCKT NJM2068_SUB 1 2 3 4 5
C1 11 12 8.6603E-12
C2 6 7 30.000E-12
DC 5 53 DY
DE 54 5 DY
DLP 90 91 DX
DLN 92 90 DX
DP 4 3 DX
EGND 99 0 POLY(2) (3,0) (4,0) 0 .5 .5
FB 7 99 POLY(5) VB VC VE VLP VLN 0 35.357E6 -1E3 1E3 35E6 -35E6
GA 6 0 11 12 1.1924E-3
GCM 0 6 10 99 3.6134E-9
IEE 3 10 DC 185.58E-6
HLIM 90 0 VLM 1K
Q1 11 2 13 QX1
Q2 12 1 14 QX2
R2 6 9 100.00E3
RC1 4 11 838.63
RC2 4 12 838.63
RE1 13 10 558.53
RE2 14 10 558.53
REE 10 99 1.0777E6
RO1 8 5 50
RO2 7 99 25
RP 3 4 1.8203E3
VB 9 0 DC 0
VC 3 53 DC 2.2550
VE 54 4 DC 2.2550
VLM 7 8 DC 0
VLP 91 0 DC 10
VLN 0 92 DC 10
.MODEL DX D(IS=800.00E-18)
.MODEL DY D(IS=800.00E-18 RS=1M CJO=10P)
.MODEL QX1 PNP(IS=800.00E-18 BF=603.91)
.MODEL QX2 PNP(IS=809.2394E-18 BF=626.80)
.ENDS
*$


```

## Output Voltage Swing

### Simulation result



### Evaluation circuit




### Comparison table


Output Voltage Swing	Measurement	Simulation	%Error
+Vout(V)	+13.5	+13.501	0.007
-Vout(V)	-13.5	-13.501	0.007

## Input Offset Voltage

### Simulation result



### Evaluation circuit




### Comparison table


	Measurement	Simulation	%Error
<b>Vos (mV)</b>	0.3	0.302	0.667

Slew Rate

Simulation result



Evaluation circuit




Comparison table


	Measurement	Simulation	%Error
Slew Rate(v/us)	6	6	0

## Input current

### Simulation result



### Evaluation circuit




### Comparison table


	Measurement	Simulation	%Error
<b>I<sub>b</sub> (nA)</b>	150	150.043	0.029
<b>I<sub>bos</sub> (nA)</b>	5	5.001	0.020

## Open Loop Voltage Gain vs. Frequency

### Simulation result



### Evaluation circuit




### Comparison table


	Measurement	Simulation	%Error
<b>f-0dB(MHz)</b>	5.5	5.5077	0.140
<b>Av-dc(dB)</b>	120	120.011	0.009

### Common-Mode Rejection Voltage gain

### Simulation result



## Evaluation circuit



$$\text{CMRR} = 20 \cdot \log(1001267.224/3.1127) = 110.148 \text{ dB}$$


## Comparison table

	Measurement	Simulation	%Error
CMRR(dB)	110	110.148	0.135




## Remark Output Voltage Swing

Before




After




## Remark Input Offset Voltage

Before




After




## Remark Slew Rate

Before




After




## Remark Input current

Before




After




## Remark Open Loop Voltage Gain vs. Frequency

Before




After



## Remark Common-Mode Rejection Voltage gain

Before



After

