131,072-word \times 8-bit High Speed CMOS Static RAM

HITACHI

ADE-203-657A (Z) Rev. 1.0 Sep. 19, 1996

Description

The Hitachi HM62V8128B is a CMOS static RAM organized 131,072-word \times 8-bit. It realizes higher density, higher performance and low power consumption by employing 0.8 µm Hi-CMOS shrink process technology. It offers low power standby power dissipation; therefore, it is suitable for battery backup systems. The device, packaged in a 525-mil SOP (460-mil body SOP) or a 8 mm \times 20 mm TSOP with thickness of 1.2 mm, is available for high density mounting. TSOP package is suitable for cards, and reverse type TSOP is also provided.


Features

- Single 3 V supply
- Fast access time: 120/150 ns (max)
- Power dissipation:
 - Active: 21 mW/MHz (typ)
 - Standby: 3 µW (typ)
- Completely static memory. No clock or timing strobe required
- Equal access and cycle times
- Common data input and output. Three state output
- Directry CMOS compatible all inputs and outputs.
- Capability of battery backup operation. 2 chip selection for battery backup

Ordering Information

Type No.	Access Time	Package
HM62V8128BLFP-12 HM62V8128BLFP-15	120 ns 150 ns	525-mil 32-pin plastic SOP (FP-32D)
HM62V8128BLFP-12SL HM62V8128BLFP-15SL	120 ns 150 ns	
HM62V8128BLT-12 HM62V8128BLT-15	120 ns 150 ns	8 mm \times 20 mm 32-pin TSOP (normal-bend type) (TFP-32D)
HM62V8128BLT-12SL HM62V8128BLT-15SL	120 ns 150 ns	_
HM62V8128BLR-12 HM62V8128BLR-15	120 ns 150 ns	8 mm \times 20 mm 32-pin TSOP (reverse-bend type) (TFP-32DR)
HM62V8128BLR-12SL HM62V8128BLR-15SL	120 ns 150 ns	


Pin Arrangement



Pin Description

Pin Name	Function
A0 to A16	Address input
I/O0 to I/O7	Data input/output
CS1	Chip select 1
CS2	Chip select 2
WE	Write enable
ŌĒ	Output enable
NC	No connection
V _{cc}	Power supply
V _{ss}	Ground

Block Diagram



Function Table

WE	CS1	CS2	ŌĒ	Mode	V _{cc} current	I/O pin	Ref. cycle
×	Н	×	×	Standby	$\mathbf{I}_{\text{SB}}, \mathbf{I}_{\text{SB1}}$	High-Z	_
×	×	L	×	Standby	$\mathbf{I}_{\text{SB}}, \mathbf{I}_{\text{SB1}}$	High-Z	_
Н	L	Н	Н	Output disable	I _{cc}	High-Z	_
Н	L	Н	L	Read	I _{cc}	Dout	Read cycle
L	L	Н	Н	Write	I _{cc}	Din	Write cycle (1)
L	L	Н	L	Write	I _{cc}	Din	Write cycle (2)

Note: ×: H or L

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Power supply voltage*1	V _{cc}	–0.5 to + 4.6	V
Terminal voltage*1	V _T	-0.5^{*2} to V _{cc} + 0.3 ^{*3}	V
Power dissipation	Ρ _τ	1.0	W
Operating temperature	Topr	0 to +70	٥C
Storage temperature	Tstg	–55 to +125	°C
Storage temperature under bias	Tbias	-10 to 85	٥°C

Notes: 1. Relative to V_{ss}

2. V_{τ} min: -3.0 V for pulse half-width \leq 30 ns

3. Maximum voltage is 4.6 V

Recommended DC Operating Conditions (Ta = 0 to $+70^{\circ}$ C)

Parameter	Symbol	Min	Тур	Max	Unit	
Supply voltage	V _{cc}	2.7	3.0	3.6	V	
	V _{ss}	0	0	0	V	
Input voltage	V _{IH}	$0.7 imes V_{cc}$		V _{cc} + 0.3	V	
	V _{IL}	-0.3 * ¹	_	$0.2 \times V_{cc}$	V	

Note: 1. V_{\parallel} min: -3.0 V for pulse half-width \leq 30 ns

Parameter	Symbol	Min	Typ*¹	Max	Unit	Test conditions
Input leakage current	I _{LI}			1	μA	Vin = V_{ss} to V_{cc}
Output leakage current	ΙI _{LO} Ι	_	_	1	μA	$\overline{CS1} = V_{H} \text{ or } CS2 = V_{L} \text{ or}$ $\overline{OE} = V_{H} \text{ or } \overline{WE} = V_{L},$ $V_{H0} = V_{SS} \text{ to } V_{CC}$
Operating power supply current: DC	I _{cc}	—	6	10	mA	$\overline{CS1} = V_{IL}, CS2 = V_{IH},$ Others = $V_{IH}/V_{IL}, I_{IVO} = 0 \text{ mA}$
Operating power supply current	I _{CC1}	_	20	25	mA	Min. cycle, duty = 100%, $I_{\mu 0} = 0 \text{ mA}, \overline{CS1} = V_{\mu}, CS2 = V_{\mu},$ Others = V_{μ}/V_{μ}
	I _{CC2}	_	7	10	mA	$\begin{array}{l} \mbox{Cycle time} = 1 \ \mbox{\mu s}, \ \mbox{duty} = 100\%, \\ \mbox{I}_{_{\rm IO}} = 0 \ \mbox{mA}, \ \overline{\rm CS1} \le 0.2 \ \mbox{V}, \\ \mbox{CS2} \ge V_{_{\rm CC}} - 0.2 \ \mbox{V} \\ \mbox{V}_{_{\rm IH}} \ge V_{_{\rm CC}} - 0.2 \ \mbox{V}, \\ \mbox{V}_{_{\rm IL}} \le 0.2 \ \mbox{V} \end{array}$
Standby power supply current: DC	Ι _{sb}	_	0.5	1	mA	(1) $\overline{CS1} = V_{H}$, $CS2 = V_{H}$ or (2) $CS2 = V_{L}$
Standby power supply current (1): DC	I _{SB1}	_	1* ²	70* ²	μA	$\begin{array}{l} 0 \ V \leq Vin \\ (1) \ 0 \ V \leq CS2 \leq 0.2 \ V \ or \\ (2) \ \overline{CS1} \geq V_{cc} - 0.2 \ V, \\ CS2 \geq V_{cc} - 0.2 \ V \end{array}$
	I _{SB1}		1* ³	30 * ³	μA	
Output voltage	V _{ol}			0.2	V	I _{oL} = 100 μA
	V _{OH}	$V_{cc} - C$.2 —		V	I _{OH} = −100 μA

DC Characteristics (Ta = 0 to +70°C, V_{cc} = 2.7 V to 3.6 V, V_{ss} = 0 V)

Notes: 1. Typical values are at V_{cc} = 3.0 V, Ta = +25°C and not guaranteed.

2. This characteristic is guaranteed only for L version.

3. This characteristic is guaranteed only for L-SL version.

Capacitance (Ta = 25° C, f = 1.0 MHz)


Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input capacitance*1	Cin	_	_	8	pF	Vin = 0 V
Input/output capacitance*1	C _{I/O}	_	_	10	pF	$V_{i/o} = 0 V$

Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics (Ta = 0 to +70°C, V_{cc} = 2.7 V to 3.6 V, unless otherwise noted.)

Test Conditions

- Input pulse levels: 0.4 V to 2.4 V
- Input rise and fall time: 5 ns
- Input and output timing reference levels: 1.4 V
- Output load (Including scope and jig)



Read Cycle

		HM62V8128B					
		-12		-15			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Read cycle time	t _{RC}	120	_	150	_	ns	
Address access time	t _{AA}		120	—	150	ns	
Chip selection to output valid	t _{co1}		120		150	ns	
	t _{co2}		120	—	150	ns	
Output enable to output valid	t _{oe}		60	—	75	ns	
Chip selection to output in low-Z	t _{LZ1}	10	—	15	_	ns	2, 3
	t _{LZ2}	10	—	15	_	ns	
Output enable to output in low-Z	t _{olz}	5	—	5	_	ns	2, 3
Chip deselection to output in high-Z	t _{HZ1}	0	40	0	45	ns	1, 2, 3
	t _{HZ2}	0	40	0	45	ns	
Output disable to output in high-Z	t _{онz}	0	40	0	45	ns	1, 2, 3
Output hold from address change	t _{он}	10	_	10		ns	

HITACHI

Write Cycle

		HM62V	/8128B				
		-12		-15			
Parameter	Symbol	Min	Мах	Min	Max	Unit	Notes
Write cycle time	t _{wc}	120		150	_	ns	
Chip selection to end of write	t _{cw}	85		90	_	ns	5
Address setup time	t _{AS}	0		0	_	ns	6
Address valid to end of write	t _{AW}	85		90	_	ns	
Write pulse width	t _{wP}	65		70	_	ns	4, 13
Write recovery time	t _{wR}	0		0	_	ns	7
Write to output in high-Z	t _{wHZ}	0	40	0	45	ns	1, 2, 8
Data to write time overlap	t _{DW}	45		50	_	ns	
Data hold from write time	t _{DH}	0		0	_	ns	
Output active from end of write	t _{ow}	5	—	5	_	ns	2
Output disable to output in High-Z	t _{ohz}	0	40	0	45	ns	1, 2, 8

Notes: 1. t_{Hz}, t_{OHZ} and t_{WHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.

2. This parameter is sampled and not 100% tested.


- At any given temperature and voltage condition, t_{Hz} max is less than t_{Lz} min both for a given device and from device to device.
- 4. A write occures during the overlap of a low CS1, a high CS2, and a low WE. A write begins at the latest transition among CS1 going low, CS2 going high, and WE going low. A write ends at the earliest transition among CS1 going high, CS2 going low, and WE going high. t_{wP} is measured from the beginning of write to the end of write.
- 5. t_{cw} is measured from the later of $\overline{CS1}$ going low or CS2 going high to the end of write.
- 6. t_{AS} is measured from the address valid to the beginning of write.
- 7. t_{wR} is measured from the earliest of $\overline{CS1}$ or \overline{WE} going high or CS2 going low to the end of write cycle.
- 8. During this period, I/O pins are in the output state; therefore, the input signals of the opposite phase to the outputs must not be applied.
- If CS1 goes low simultaneously with WE going low or after WE going low, the outputs remain in a high impedance state.
- 10. Dout is the same phase of the latest written data in this write cycle.
- 11. Dout is the read data of next address.
- 12. If CS1 is low and CS2 high during this period, I/O pins are in the output state. Therefore, the input signals of the opposite phase to the outputs must not be applied to them.
- 13. In the write cycle with \overline{OE} low fixed, t_{wP} must satisfy the following equation to avoid a problem of data bus contention.


 $t_{_{WP}} \ge t_{_{DW}} \min + t_{_{WHZ}} \max$

HITACHI


Timing Waveform

Read Timing Waveform $(\overline{WE} = V_{IH})$





Write Timing Waveform (1) (OE Clock)



Write Timing Waveform (2) (OE Low Fixed)

Low V_{cc} **Data Retention Characteristics** (Ta = 0 to $+70^{\circ}$ C)


V					Test conditions ³
V _{DR}	2.0	_	_	V	$ \begin{array}{l} \mbox{Vin} \geq 0\mbox{V} \\ \mbox{(1)} \ 0 \ \mbox{V} \leq C\mbox{S2} \leq 0.2 \ \mbox{V} \ \mbox{or} \\ \mbox{(2)} \ \mbox{CS2} \geq \mbox{V}_{cc} - 0.2 \ \mbox{V} \\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $
I _{CCDR} (L version)		1	50 ^{*1}	μA	
I_{CCDR} (L-SL version)	_	1	15 ^{*2}	μA	-
t _{cdr}	0			ns	See retention waveform
t _R	5			ms	-
	I _{CCDR} (L-SL version)	$I_{CCDR} (L \text{ version}) - I_{CCDR} (L-SL \text{ version}) - I_{CDR} 0$	$I_{CCDR} (L \text{ version}) - 1$ $\overline{I_{CCDR} (L-SL \text{ version})} - 1$ $t_{CDR} 0 - $	$\begin{array}{c} I_{CCDR} (L \text{ version}) & & 1 & 50^{1} \\ \hline I_{CCDR} (L-SL \text{ version}) & & 1 & 15^{12} \\ \hline t_{CDR} & 0 & & \\ \hline t & 5 & 5 \\ \end{array}$	$\begin{array}{c} I_{CCDR} (L \text{ version}) & & 1 & 50^{^{11}} & \mu A \\ \hline I_{CCDR} (L-SL \text{ version}) & & 1 & 15^{^{72}} & \mu A \\ t_{CDR} & 0 & & & ns \end{array}$

Notes: 1. This characteristic is guaranteed only for L version, $20 \ \mu A$ max. at Ta = 0 to $40^{\circ}C$.

2. This characteristic is guaranteed only for L-SL version, $3 \mu A$ max. at Ta = 0 to 40° C.


3. CS2 controls address buffer, $\overline{\text{WE}}$ buffer, $\overline{\text{CS1}}$ buffer, $\overline{\text{OE}}$ buffer, and Din buffer. If CS2 controls data retention mode, Vin levels (address, $\overline{\text{WE}}$, $\overline{\text{OE}}$, $\overline{\text{CS1}}$, I/O) can be in the high impedance state. If $\overline{\text{CS1}}$ controls data retention mode, CS2 must be $\text{CS2} \ge V_{cc} - 0.2$ V or $0 \text{ V} \le \text{CS2} \le 0.2$ V. The other input levels (address, $\overline{\text{WE}}$, $\overline{\text{OE}}$, I/O) can be in the high impedance state.

4. Typical values are at V $_{\rm cc}$ = 3.0 V, Ta = +25_C and not guaranteed.



Low V_{cc} Data Retention Timing Waveform (1) $(\overline{\text{CS1}} \text{ Controlled})$


Low V_{cc} Data Retention Timing Waveform (2) (CS2 Controlled)



Package Dimensions


HM62V8128BLFP Series (FP-32D)

Unit: mm




HM62V8128BLT Series (TFP-32D)

Unit: mm



HM62V8128BLR Series (TFP-32DR)

Unit: mm



When using this document, keep the following in mind:

- 1. This document may, wholly or partially, be subject to change without notice.
- 2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
- 3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
- 4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
- 5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
- 6. MEDICAL APPLICATIONS: Hitachi's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in MEDICAL APPLICATIONS.

Revision Record

Rev.	Date	Contents of Modification	Drawn by	Approved by
1.0	Sep. 19, 1996	Initial issue		