17. Semiconductor Memories



Overview

- Introduction
- Read Only Memory (ROM)
- Nonvolatile Read/Write Memory (RWM)
- Static Random Access Memory (SRAM)
- Dynamic Random Access Memory (DRAM)
- Summary



Semiconductor Memory Classification

Non-Volatil	e Memory	Volatile Memory		
Read Only Memory (ROM)	Read/Write Memory (RWM)	Read/Write Memory		
Mask-Programmable	EPROM	Random Access	Non-Random Access	
ROM Programmable ROM	E ² PROM FLASH	SRAM DRAM	FIFO LIFO Shift Register	


EPROM - Erasable Programmable ROM

E²PROM - Electrically Erasable Programmable ROM

SRAM - Static Random Access Memory DRAM - Dynamic Random Access Memory FIFO - First-In First-Out LIFO - Last-In First-Out



17: Semiconductor Memories



- Memory array
- Memory storage cells

3

Address decoders

Each memory cell

- stores one bit of binary information ("0" or "1" logic)
- · shares common connections with other cells: rows, columns




- Simple combinatorial Boolean network which produces a specific output for each input combination (address)
 - "1" bit stored absence of an active transistor
 - "0" bit stored presence of an active transistor
- Organized in arrays of 2^N words
- Typical applications:
 - store the microcoded instructions set of a microprocessor
 - store a portion of the operation system for PCs
 - store the fixed programs for microcontrollers (firmware)



Mask Programmable NOR ROM (1)

17: Semiconductor Memories




- "1" bit stored absence of an active transistor
- "0" bit stored presence of an active transistor

Function Table								
<u>R1</u>	R2	R3	R4	C1	C2	C3	C4	
1	Ο	Ο	0	O	1	Ο	1	
Ο	1	Ο	0	O	Ο	1	1	
О	0	1	0	1	Ο	0	1	
0	Ο	Ο	1	D	1	1	0	

NOR ROM with 4-bit words

- Each column C_i (NOR gate) corresponds to one bit of the stored word
- A word is selected by rising to "1" the corresponding wordline
- All the wordlines are "0" except the selected wordline which is "1"

Mask Programmable NOR ROM (2)




- "1" bit stored the drain/source connection (or the gate electrode) are omitted in the final metallization step
- "0" bit stored the drain of the corresponding transistor is connected to the metal bit line

Cost efficient, since few masks have to be manufactured only



17: Semiconductor Memories

Implant Mask Programmable NOR ROM




- Idea: deactivation of the NMOS transistors by raising their threshold voltage above the $\rm V_{OH}$ level through channel implants
- "1" bit stored the corresponding transistor is turned off through channel implant
- "0" bit stored non-implanted (normal) transistors

Advantage: higher density (smaller area)!



Implant Mask Programmable NAND ROM (1)



- "1" bit stored presence of a transistor that can be switched off
- "0" bit stored shorted/normally-on transistor

R1	R2	R3	R4	C1	C2	C3	C4
0	1	1	1	0	1	0	1
1	0	1	1	0	0	1	1
1	1	0	1	1	0	0	1
1	1	1	1 1 1 0	0	1	1	0

NAND ROM with 4-bit words


- Each column C_i (NAND gate) corresponds to one bit of the stored word
- A word is selected by putting to "0" the corresponding wordline R_i
- All the wordlines R_i are "1" except the selected wordline which is "0"

Normally on transistors: have a lower threshold voltage (channel implant)



Implant-Mask-Programmable NAND ROM (2)

17: Semiconductor Memories






- The structure is more compact than NOR array (no contacts)
- The access time is larger than NOR array access time (chain of nMOS)



10

NOR Row Address Decoder for a NOR ROM Array




- The decoder must select out one row by rising its voltage to "1" logic
- Different combinations for the address bits A1A2 select the desired row
- The NOR decoder array and the NOR ROM array are fabricated as two adjacent arrays, using the same layout strategy



```
11
```

NAND Row Address Decoder for a NAND ROM Array




- The decoder has to lower the voltage level of the selected row to logic "0" wile keeping all the other rows at logic "1"
- The NAND row decoder of the NAND ROM array is implemented using the same layout strategy as the memory itself



17: Semiconductor Memories


NOR Column Address Decoder for a NOR ROM Array



NOR Address decoder + 2^{M} pass transistors

17: Semiconductor Memories

• Large area!



Binary selection tree decoder

- No need for NOR address decoder, but are necessary additional inverters!
- Smaller area
- · Drawback long data access time



13

Nonvolatile Read-Write Memories

- The architecture is similar to the ROM structure
- Array of transistors placed on a word-line/bit-line grid
- · Special transistor that permits its threshold to be altered electrically
- Programming: selectively disabling or enabling some of these transistors
- Reprogramming: erasing the old threshold values and start a new programming cycle

Method of erasing:


- ultraviolet light EPROMs
- electrically EEPROMs



EPROM (1)

The floating gate avalanche-injection MOS (FAMOS) transistor:

- extra polysilicon strip is inserted between the gate and the channel floating gate
- impact: double the gate oxide thickness, reduce the transconductance, increase the threshold voltage
- threshold voltage is programmable by the trapping electrons on the floating gate through avalanche injection



- (100nm) so that they get trapped on the floating gate
- Electron accumulation on the floating gate is a self-limiting process that increases the threshold voltage (~7V)
- The trapped charge can be stored for many years
- The erasure is performed by shining strong ultraviolet light on the cells through a transparent window in the package
- The UV radiation renders the oxide conductive by direct generation of electron-hole pairs




- The erasure process is slow (~min.)
- The erasure procedure is off-system!
- Programming takes several usecs/word
- Limited endurance max 1000 erase/program cycles
- The cell is very simple and dense: large memories at low cost!
- Applications that do not require regular reprogramming




17: Semiconductor Memories

EEPROM

- · Provide an electrical-erasure procedure
- Modified floating-gate device, floating-gate tunneling oxide (FLOTOX):
 - reduce the distance between floating gate and channel near the drain
 - Fowler-Nordheim tunneling mechanism (when apply 10V over the thin insulator)
- Reversible programming by reversing the applied voltage (rise and lower the threshold voltage) ↓ difficult to control the threshold voltage ↓ extra transistor required as access device
- Larger area than EPROM
- More expensive technology than EPROM
- · Offers a higher versatility than EPROM
- Can support 10⁵ erase/write cycles








Flash Memories

Combines the density of the EPROM with the versatility of EEPROM structures

- · Programming: avalanche hot-electron-injection
- Erasure: Fowler-Nordheim tunneling (as for EEPROM cells)
- Difference: erasure is performed in bulk for the complete (or subsection of) memory chip reduction in flexibility!
- Extra access transistor of the EEPROM is eliminated because the global erasure process allows a careful monitoring of the device characteristics and control of the threshold voltage!
- · High integration density



17: Semiconductor Memories

Static Random Access Memory - SRAM (1)


Microelectronic

Systems

- · Permit the modification (writing) of stored data bits
- The stored data can be retained infinitely, without need of any refresh operation

MES

- Data storage cell simple latch circuit with 2 stable states
- Any voltages disturbance Ψ the latch switches from one stable point to the other stable point
- Two switches are required to access (r/w) the data




Microelectronic

Systems



Static Random Access Memory - SRAM (2)



MES

Systems

Resistive Load SRAM Cell - Operation Principle (2)

• Write "1" operation (RS = 1 - M3, M4 on)

 $V_{\overline{c}}$ - forced to 0 by data write circuitry, V_2 decreases to 0, M1 off; V_1 increases; Final state: V_1 = 1, V_2 = 0

- Read "1" operation (RS = 1 M3, M4 on) M1 off; M2, M4 on; $V_{\overline{c}}$ - pulled down , $V_{c} > V_{\overline{c}}$ read as a logic "1"
- <u>Write "0" operation</u> (RS = 1 M3, M4 on)

17: Semiconductor Memories


 $V_{\rm C}$ - forced to 0 by data write circuitry, V_1 goes to 0, M2 off; V_2 increases to 1 Final state: $V_1{=}$ 0, $V_2{=}$ 1

• Read "0" operation (RS = 1 - M3, M4 on) M2 off; M1, M3 on; V_c - pulled down, V_c < V_c read as logic 0




23

Full CMOS SRAM Cell




- Low-power SRAM Cell: the static power dissipation is limited by the leakage current during a switching event
- The pMOS pull-up transistors allow the column voltage to reach full V_{DD} level
- · High noise immunity due to larger noise margins
- · Lower power supply voltages than resistive-load SRAM cell
- Drawback: large area!

CMOS SRAM Cell Design Strategy (1)



Layout of the resistive-load SRAM cell

17: Semiconductor Memories



Layout of the CMOS SRAM cell




25

CMOS SRAM Cell Design Strategy (2)

(1) The data read operation should not destroy the stored information

Assume that a logic "0" is stored in the cell ($V_1 = 0$, $V_2 = 1$: M1, M6-linear; M2, M5-off)



Design rule:

• RS = 0: M3, M4-off;


• RS = 1: M3-saturation; M4, M1-linear

 $V_{\rm C}$ decreases , V1 increases slowly

Condition - M2 must remain **turned off** during the data reading operation:

$$V_{1,\;max} \leq V_{T,2} \; ; \; I_{M3} = \; I_{M1} \Longrightarrow$$

$$\frac{\left(\frac{W}{L}\right)_{3}}{\left(\frac{W}{L}\right)_{1}} < \frac{2(V_{DD} - 1.5V_{T,n})V_{T,n}}{(V_{DD} - 2V_{T,n})^{2}}$$






17: Semiconductor Memories

Institute of Microelectronic Systems

CMOS SRAM Cell Design Strategy (3)

(2) The cell should allow modification of the stored information during the data write phase

Consider the write "0" operation, assuming that "1" is stored in the cell ($V_1 = 1$, $V_2 = 0$: M1, M6-off; M2, M5-linear)



• RS = 0: M3, M4-off;

• RS = 1: M3, M4 saturation, M5-linear

In order to change the stored information: $V_1 = 0$, $V_2 = 1 \Rightarrow M1$ on and M2 off!

But $V_2 < V_{T1}$ (previous design condition) $\Rightarrow M1$ cannot be switched on! $\Rightarrow M2$ must be switched off $\Rightarrow V_1$ must be reduced below V_{T2}

 $\frac{D_{5}}{D} = \frac{\mu_{n}}{\mu_{p}} \frac{2(V_{DD} - 1.5V_{T,n})V_{T,n}}{(V_{DD} + V_{T,p})^{2}}$

$$V_1 \leq V_{T,2}$$
; $I_{M3} = I_{M5} \implies$

L

Institute of Microelectronic

Systems


Design rule:

MES

A symmetrical rule is valid also for M6 and M4


17: Semiconductor Memories

SRAM Write Circuitry



Write operation is performing by forcing the voltage level of either column (bit line) to "0"





The read circuitry must detect a very small difference between the two complementary columns (sense amplifier)

$$\frac{\partial (V_{o1} - V_{o2})}{\partial (V_C - V_{\overline{C}})} = -R \bullet g_m, \text{ where } g_m = \frac{\partial I_D}{\partial V_{GS}} = \sqrt{2k_n I_D}$$

The gain can be increased by using

active loads

cascode configuration

17: Semiconductor Memories


Precharging of bit lines plays a significant role in the access time!

• The equalization of bit lines prior to each new access (between two access cycles)



29

Dual Port SRAM Arrays



Allows simultaneous access to the same location in the memory array (systems with multiple high speed processors).

- Eliminates wait states for the processes during data read operation
- Problems can occur if:
 - two processors attempt to write data simultaneously onto the same cell
 - one processor attempts to read while other writes data onto the same cell

Institute of Microelectronic

Systems

• Solution: contention arbitration logic

Dynamic Random Access Memories - DRAM


SRAM drawbacks

- (1)
- large area: 4-6 transistors/bit + 4 lines connections
- static power dissipation (exception CMOS SRAM)

Need for high density RAM arrays \rightarrow DRAM

DRAM

- binary data is stored as charge in a capacitor
- requires periodic refreshing of the stored data
- no static power dissipation



17: Semiconductor Memories


4-transistor DRAM cell

- one of the earliest DRAM cells
- derived from 6 transistor SRAM cell
- two storage nodes (parasitic capacitances)
- large area




31


Dynamic Random Access Memories - DRAM (2)





Three-Transistor DRAM Cell (1)





- Every r/w operation is preceded by a precharge cycle C2, 3 are charghed up
 Refresh operation (row): data are read, inverted and written back into the same cell
- location every 2-4 ms



Three-Transistors DRAM Cell (3)

WRITE 1 operation:

READ 1 operation:

• RS = 1, M3 on, M2 on

- Precharge: C2, C3 charged up to 1 logic level
- DATA = 0, MD off; WS = 1, M1 on \Rightarrow the charge on C2 is shared with C1
- After write operation: WS = 0, M1 off; Since C1 is charged up to 1: M2 on

• Precharge: C2, C3 charged up to 1 logic level

• C3 discharges through M2, M3 and the falling column voltage is interpreted as a stored 1

rge on C1 is $RS \rightarrow C_2 \rightarrow C_3$ $C_2 \rightarrow C_3$ $C_3 \rightarrow C_3$ $C_2 \rightarrow C_3$ $C_2 \rightarrow C_3$ $C_2 \rightarrow C_3$ $C_3 \rightarrow C_3$ $C_3 \rightarrow C_3$ $C_2 \rightarrow C_3$ $C_3 \rightarrow C_3$ $C_2 \rightarrow C_3$ $C_3 \rightarrow C_3$

V dd

17: Semiconductor Memories

Three Transistors DRAM Cell (4)

Systems


MES

Write 0 operation:

- Precharge: C2, 3
- DATA = 1, MD on; WS = 1, M1 on \Rightarrow C2, C1 pulled to 0 through M1 and MD;
- After write operation Ws = 0, M1 off; C2 is discharged to 0, M2 off


READ 0 operation:

- Precharge: C2, 3
- RS = 1, M3 on; M2 off
- C3 does not discharge the 1 logic level is interpreted as a stored 0




C1 is discharged by the leakage currents of M1 - data must be periodically read, inverted and written back!

MES



One-Transistor DRAM Cell (1)



Charge sharing between C2 and C1 has a key role in the r/w operations

• Data WRITE:


"1" - D = 1, R/W = 1 M1-on; C1 charge up to 1 level "0" - D = 0, R/W = 0 M1-on; C1 discharge to 0 level


• Data READ (destructive operation):

Precharge C2

R/W = 1 M1-on; charge sharing between C1 and C2 Data refresh operation is required!








One Transistor DRAM cell with trench capacitor (cross-section)



Data Read Example (1)




Three stages read-refresh operation

17: Semiconductor Memories



39


Data Read Example (2)



Precharge phase (1)

- Precharge devices are turned on, C_D and $C_{\overline{D}}$ are charged up to "1" level
- The dummy nodes X and Y are pulled to "0" level
- · During this phase all other signals are inactive

Data Read Example (3)




- One of the 256 word lines is raised to "1" (cell $\rm R_{128}$ is selected)
- The corresponding dummy cell on the other side is also selected (right)
- Charge sharing between the selected cell and C_D (depending on the value stored by cell "0" or "1") and between dummy cell and \underline{C}_D
- Voltage level is detected through the charge sharing

17: Semiconductor Memories



Data Read Example (4)



- Performed during the active phase of the CS (column-select signal)
- The slight voltage difference between the two half-column is amplified and the latch forces the two half-columns into opposite states
- The voltage level on the accessed cell is restored



DRAM Architectures

Name	Feature	Die size increase	Frequency (system level)	Application
DRAM	Fast page mode	-	25MHz	Main memory
VRAM	DRAM+SAM	50%	40MHz	Viedo display buffer
EDO	DRAM with modofied CAS	0%	40-50MHZ	Main memory, low-end graphic memory
SDRAM	Sync.DRAM+Register (Latch)	0-10%	60-150MHz	Main memory in workstations, high end PCs, middle range graphic memory
SGRAM	SDRAM+Block write+ WPB	10%	60-150MHz 3Gb/s	High-end memory
CDRAM	Sync.DRAM+SRAM+ DTB	7-10%	66MHz	Low-end PC
RDRAM	Sync.DRAM+Raambus I/O	12-15%	250MHz	High-end PC, graphic memory
3D-RAM	Sync.DRAM+SRAM+ SAM+ALU	?	400Mb/s ext, 1.6 Gb/s int	High-end graphic memory
EDRAM	DRAM + SRAM	?	?	Low-end PC
SVRAM	Sync.DRAM+SAM	50%	100MHz	High-end graphic memory
WRAM 17: Semicono	VRAM with localized SAM ductor Memories	c 🛄 '	66MHz nstitute of Microelectronic Systems	Middle to high-end graphic memory 43

Summary

- the memory architecture has a major impact on the ease of use of the memory, its reliability and yield, its performance and power consumption;
- memories are organized as arrays of cells; an individual cell is addressed by a column and row address;
- the memory cells should be designed so that a maximum signal is obtained in a minimum area; the cell design is dominated by technological considerations and most of the improvement in density results from scaling and advanced manufacturing processes;
- we have discussed cells for read-only memories (NOR and NAND ROM), nonvolatile memories (EPROM, EEPROM and FLASH) and read-write memories (SRAM and DRAM)
- the peripheral circuitry is very important to operate the memory in a reliable way and with reasonable performance; decoders, sense amplifiers and I/O buffers are an integral part of every memory design;