
HM514800CI Series

HM51S4800CI Series

524,288-word \times 8-bit Dynamic Random Access Memory

HITACHI

ADE-203-619A (Z)

Rev. 1.0

Jul. 18, 1996

Description

The Hitachi HM51(S)4800CI Series are CMOS dynamic RAM organized as 524,288-word \times 8-bit. HM51(S)4800CI have realized higher density, higher performance and various functions by employing 0.8 μ m CMOS process technology and some new CMOS circuit design technologies. The HM51(S)4800CI Series offer Fast Page Mode as a high speed access mode. Multiplexed address input permits the HM51(S)4800CI Series to be packaged in standard 400-mil 28-pin plastic SOJ. Internal refresh timer enables HM51S4800CI Series self refresh operation.

Features

- Single 5 V (\pm 10%)
- High speed
 - Access time: 70 ns/80 ns (max)
- Low power dissipation
 - Active mode: 550 mW/495 mW (max)
 - Standby mode: 11 mW (max)
1.1 mW (max) (L-version)
- Fast page mode capability
- 1,024 refresh cycles: 16 ms
128 ms (L-version)
- 2 variations of refresh
 - $\overline{\text{RAS}}$ -only refresh
 - $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh
- Battery backup operation (L-version)
- Self refresh operation (HM51S4800CI)
- Operating temperature range
 - -40 to $+85^{\circ}\text{C}$


HM514800CI Series, HM51S4800CI Series

Ordering Information

Type No.	Access Time	Package
HM514800CJI-7 HM514800CJI-8	70 ns 80 ns	400-mil 28-pin plastic SOJ (CP-28D)
HM514800CLJI-7 HM514800CLJI-8	70 ns 80 ns	
HM51S4800CJI-7 HM51S4800CJI-8	70 ns 80 ns	
HM51S4800CLJI-7 HM51S4800CLJI-8	70 ns 80 ns	

HM514800CI Series, HM51S4800CI Series

Pin Arrangement




Pin Description

Pin Name	Function	
A0 to A9	Address input – Row address – Column address – Refresh address	A0 – A9 A0 – A8 A0 – A9
I/O0 to I/O7	Data-in/data-out	
$\overline{\text{RAS}}$	Row address strobe	
$\overline{\text{CAS}}$	Column address strobe	
$\overline{\text{WE}}$	Read/write enable	
$\overline{\text{OE}}$	Output enable	
V_{CC}	Power supply	
V_{SS}	Ground	
NC	No connection	

HM514800CI Series, HM51S4800CI Series

Block Diagram



HITACHI

HM514800CI Series, HM51S4800CI Series

Operation Mode

The HM51(S)4800CI series has the following 11 operation modes.

1. Read cycle
2. Early write cycle
3. Delayed write cycle
4. Read-modify-write cycle
5. $\overline{\text{RAS}}$ -only refresh cycle
6. $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle
7. Self refresh cycle (HM51S4800CI)
8. Fast page mode read cycle
9. Fast page mode early write cycle
10. Fast page mode delayed write cycle
11. Fast page mode read-modify-write cycle

Inputs

RAS	CAS	$\overline{\text{WE}}$	$\overline{\text{OE}}$	Output	Operation
H	H	D	D	Open	Standby
H	L	H	L	Valid	Standby
L	L	H	L	Valid	Read cycle
L	L	L ²	D	Open	Early write cycle
L	L	L ²	H	Undefined	Delayed write cycle
L	L	H to L	L to H	Valid	Read-modify-write cycle
L	H	D	D	Open	$\overline{\text{RAS}}$ -only refresh cycle
H to L	L	D	D	Open	$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle Self refresh cycle (HM51S4800CI)
L	H to L	H	L	Valid	Fast page mode read cycle
L	H to L	L ²	D	Open	Fast page mode early write cycle
L	H to L	L ²	H	Undefined	Fast page mode delayed write cycle
L	H to L	H to L	L to H	Valid	Fast page mode read-modify-write cycle
L	L	H	H	Open	Read cycle (Output disabled)

Notes: 1. H: High (inactive) L: Low (active) D: H or L

2. $t_{\text{WCS}} \geq 0 \text{ ns}$ Early write cycle
 $t_{\text{WCS}} < 0 \text{ ns}$ Delayed write cycle

HM514800CI Series, HM51S4800CI Series

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to V_{SS}	V_T	-1.0 to +7.0	V
Supply voltage relative to V_{SS}	V_{CC}	-1.0 to +7.0	V
Short circuit output current	I_{out}	50	mA
Power dissipation	P_T	1.0	W
Operating temperature	T_{opr}	-40 to +85	°C
Storage temperature	T_{stg}	-55 to +125	°C

Recommended DC Operating Conditions ($T_a = -40$ to $+85^\circ\text{C}$)

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Supply voltage	V_{SS}	0	0	0	V	2
	V_{CC}	4.5	5.0	5.5	V	1, 2
Input high voltage	V_{IH}	2.4	—	6.5	V	1
Input low voltage	V_{IL}	-1.0	—	0.8	V	1

Notes: 1. All voltage referred to V_{SS} .

2. The supply voltage with all V_{CC} pins must be on the same level.
The supply voltage with all V_{SS} pins must be on the same level.

DC Characteristics ($T_a = -40$ to $+85^\circ\text{C}$, $V_{CC} = 5\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$)^{*5}

Parameter	Symbol	HM514800CI, HM51S4800CI				Unit	Test Conditions
		-7		-8			
		Min	Max	Min	Max		
Operating current ^{1,2}	I_{CC1}	—	110	—	100	mA	$\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycling $t_{RC} = \text{min}$
Standby current	I_{CC2}	—	2	—	2	mA	TTL interface $\overline{\text{RAS}}$, $\overline{\text{CAS}} = V_{IH}$ Dout = High-Z
		—	1	—	1	mA	CMOS interface $\overline{\text{RAS}}$, $\overline{\text{CAS}} \geq V_{CC} - 0.2\text{ V}$ Dout = High-Z
Standby current (L-version)	I_{CC2}	—	200	—	200	μA	CMOS interface $\overline{\text{RAS}}$, $\overline{\text{CAS}} \geq V_{CC} - 0.2\text{ V}$ Dout = High-Z
$\overline{\text{RAS}}$ -only refresh current ²	I_{CC3}	—	110	—	100	mA	$t_{RC} = \text{min}$

HITACHI

HM514800CI Series, HM51S4800CI Series

DC Characteristics ($T_a = -40$ to $+85^\circ\text{C}$, $V_{CC} = 5\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$) *5 (cont)

Parameter	Symbol	HM514800CI, HM51S4800CI				Unit	Test Conditions
		-7		-8			
		Min	Max	Min	Max		
Standby current ¹	I_{CC5}	—	5	—	5	mA	$\overline{\text{RAS}} = V_{IH}$, $\overline{\text{CAS}} = V_{IL}$ Dout = enable
$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh current ⁴	I_{CC6}	—	110	—	100	mA	$t_{RC} = \text{min}$
Fast page mode current ^{1,3}	I_{CC7}	—	110	—	100	mA	$t_{PC} = \text{min}$
Battery backup current ⁴ (Standby with CBR refresh) (L-version)	I_{CC10}	—	300	—	300	μA	Standby: CMOS interface Dout = High-Z CBR refresh: $t_{RC} = 125\ \mu\text{s}$ $t_{RAS} \leq 1\ \mu\text{s}$, $\overline{\text{CAS}} = V_{IL}$ $\overline{\text{WE}} = V_{IH}$
Self refresh mode current (HM51S4800C)	I_{CC11}	—	1	—	1	mA	CMOS interface $\overline{\text{RAS}}, \overline{\text{CAS}} \leq 0.2\text{ V}$ Dout = High-Z
Self refresh mode current (HM51S4800CL)	I_{CC11}	—	200	—	200	μA	CMOS interface $\overline{\text{RAS}}, \overline{\text{CAS}} \leq 0.2\text{ V}$ Dout = High-Z
Input leakage current	I_{LI}	-10	10	-10	10	μA	$0\text{ V} \leq V_{in} \leq 6.5\text{ V}$
Output leakage current	I_{LO}	-10	10	-10	10	μA	$0\text{ V} \leq V_{out} \leq 6.5\text{ V}$ Dout = disable
Output high voltage	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	V	High Iout = -5 mA
Output low voltage	V_{OL}	0	0.4	0	0.4	V	Low Iout = 4.2 mA

- Notes: 1. I_{CC} depends on output load condition when the device is selected I_{CC} max is specified at the output open condition.
 2. Address can be changed once or less while $\overline{\text{RAS}} = V_{IL}$.
 3. Address can be changed once or less within one page cycle.
 4. $V_{IH} \geq V_{CC} - 0.2\text{ V}$, $V_{IL} \leq 0.2\text{ V}$; Address can be changed once or less while $\overline{\text{CAS}} = V_{IL}$.
 5. The supply voltage with all V_{CC} pins must be on the same level.
 The supply voltage with all V_{SS} pins must be on the same level.

Capacitance ($T_a = 25^\circ\text{C}$, $V_{CC} = 5\text{ V} \pm 10\%$)

Parameter	Symbol	Typ	Max	Unit	Notes
Input capacitance (Address)	C_{I1}	—	5	pF	1
Input capacitance (Clocks)	C_{I2}	—	7	pF	1
Output capacitance (Data-in, Data-out)	$C_{I/O}$	—	10	pF	1, 2

- Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. $\overline{\text{CAS}} = V_{IH}$ to disable Dout.

HM514800CI Series, HM51S4800CI Series

AC Characteristics ($T_a = -40$ to $+85^\circ\text{C}$, $V_{CC} = 5\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$) *1, *14, *15

Test conditions

- Input rise and fall time: 5 ns
- Input levels: 0 V, 3 V
- Input timing reference levels: 0.8 V, 2.4 V
- Output load: 2 TTL gate + C_L (100 pF) (Including scope and jig)

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM514800CI, HM51S4800CI				Unit	Notes
		-7		-8			
		Min	Max	Min	Max		
Random read or write cycle time	t_{RC}	130	—	150	—	ns	
$\overline{\text{RAS}}$ precharge time	t_{RP}	50	—	60	—	ns	
$\overline{\text{RAS}}$ pulse width	t_{RAS}	70	10000	80	10000	ns	
$\overline{\text{CAS}}$ pulse width	t_{CAS}	20	10000	20	10000	ns	
Row address setup time	t_{ASR}	0	—	0	—	ns	
Row address hold time	t_{RAH}	10	—	10	—	ns	
Column address setup time	t_{ASC}	0	—	0	—	ns	
Column address hold time	t_{CAH}	15	—	15	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t_{RCD}	20	50	20	60	ns	8
$\overline{\text{RAS}}$ to column address delay time	t_{RAD}	15	35	15	40	ns	9
$\overline{\text{RAS}}$ hold time	t_{RSH}	20	—	20	—	ns	
$\overline{\text{CAS}}$ hold time	t_{CSH}	70	—	80	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t_{CRP}	10	—	10	—	ns	
$\overline{\text{OE}}$ to Din delay time	t_{ODD}	20	—	20	—	ns	
$\overline{\text{OE}}$ delay time from Din	t_{DZO}	0	—	0	—	ns	
$\overline{\text{CAS}}$ setup time from Din	t_{DZC}	0	—	0	—	ns	
Transition time (rise and fall)	t_T	3	50	3	50	ns	7
Refresh period	t_{REF}	—	16	—	16	ms	
Refresh period (L-version)	t_{REF}	—	128	—	128	ms	

HM514800CI Series, HM51S4800CI Series

Read Cycle

Parameter	Symbol	HM514800CI, HM51S4800CI				Unit	Notes
		-7		-8			
		Min	Max	Min	Max		
Access time from $\overline{\text{RAS}}$	t_{RAC}	—	70	—	80	ns	2, 3
Access time from $\overline{\text{CAS}}$	t_{CAC}	—	20	—	20	ns	3, 4, 13
Access time from address	t_{AA}	—	35	—	40	ns	3, 5, 13
Access time from $\overline{\text{OE}}$	t_{OAC}	—	20	—	20	ns	
Read command setup time	t_{RCS}	0	—	0	—	ns	
Read command hold time to $\overline{\text{CAS}}$	t_{RCH}	0	—	0	—	ns	16
Read command hold time to $\overline{\text{RAS}}$	t_{RRH}	0	—	0	—	ns	16
Column address to $\overline{\text{RAS}}$ lead time	t_{RAL}	35	—	40	—	ns	
Output buffer turn-off time	t_{OFF1}	0	15	0	15	ns	6
Output buffer turn-off to $\overline{\text{OE}}$	t_{OFF2}	0	15	0	15	ns	6
$\overline{\text{CAS}}$ to Din delay time	t_{CDD}	15	—	15	—	ns	

Write Cycle

Parameter	Symbol	HM514800CI, HM51S4800CI				Unit	Notes
		-7		-8			
		Min	Max	Min	Max		
Write command setup time	t_{WCS}	0	—	0	—	ns	10
Write command hold time	t_{WCH}	15	—	15	—	ns	
Write command pulse width	t_{WP}	10	—	10	—	ns	
Write command to $\overline{\text{RAS}}$ lead time	t_{RWL}	20	—	20	—	ns	
Write command to $\overline{\text{CAS}}$ lead time	t_{CWL}	20	—	20	—	ns	
Data-in setup time	t_{DS}	0	—	0	—	ns	11
Data-in hold time	t_{DH}	15	—	15	—	ns	11
$\overline{\text{CAS}}$ to $\overline{\text{OE}}$ delay time	t_{COD}	—	0	—	0	ns	

HM514800CI Series, HM51S4800CI Series

Read-Modify-Write Cycle

Parameter	Symbol	HM514800CI, HM51S4800CI				Unit	Notes
		-7		-8			
		Min	Max	Min	Max		
Read-modify-write cycle time	t_{RWC}	180	—	200	—	ns	
\overline{RAS} to \overline{WE} delay time	t_{RWD}	95	—	105	—	ns	10
\overline{CAS} to \overline{WE} delay time	t_{CWD}	45	—	45	—	ns	10
Column address to \overline{WE} delay time	t_{AWD}	60	—	65	—	ns	10
\overline{OE} hold time from \overline{WE}	t_{OEH}	20	—	20	—	ns	

Refresh Cycle

Parameter	Symbol	HM514800CI, HM51S4800CI				Unit	Notes
		-7		-8			
		Min	Max	Min	Max		
\overline{CAS} setup time (\overline{CAS} -before- \overline{RAS} refresh cycle)	t_{CSR}	10	—	10	—	ns	
\overline{CAS} hold time (\overline{CAS} -before- \overline{RAS} refresh cycle)	t_{CHR}	10	—	10	—	ns	
\overline{RAS} precharge to \overline{CAS} hold time	t_{RPC}	10	—	10	—	ns	
\overline{CAS} precharge time in normal mode	t_{CPN}	10	—	10	—	ns	

Fast Page Mode Cycle

Parameter	Symbol	HM514800CI, HM51S4800CI				Unit	Notes
		-7		-8			
		Min	Max	Min	Max		
Fast page mode cycle time	t_{PC}	45	—	50	—	ns	
Fast page mode \overline{CAS} precharge time	t_{CP}	10	—	10	—	ns	
Fast page mode \overline{RAS} pulse width	t_{RASC}	—	100000	—	100000	ns	12
Access time from \overline{CAS} precharge	t_{ACP}	—	40	—	45	ns	3, 13
\overline{RAS} hold time from \overline{CAS} precharge	t_{RHCP}	40	—	45	—	ns	

HITACHI

HM514800CI Series, HM51S4800CI Series

Fast Page Mode Read-Modify-Write Cycle

		HM514800CI, HM51S4800CI					
		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Fast page mode read-modify-write cycle CAS precharge to \overline{WE} delay time	t_{CPW}	65	—	70	—	ns	
Fast page mode read-modify-write cycle time	t_{PCM}	95	—	100	—	ns	

Self Refresh Mode

		HM51S4800CI					
		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
\overline{RAS} pulse width (self refresh)	t_{RASS}	100	—	100	—	μs	18, 19, 20
\overline{RAS} precharge time (self refresh)	t_{RPS}	130	—	150	—	ns	
\overline{CAS} hold time (self refresh)	t_{CHS}	-50	—	-50	—	ns	21

- Notes:
- AC measurements assume $t_f = 5$ ns.
 - Assumes that $t_{RCD} \leq t_{RCD}(\max)$ and $t_{RAD} \leq t_{RAD}(\max)$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 - Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 - Assumes that $t_{RCD} \geq t_{RCD}(\max)$ and $t_{RAD} \leq t_{RAD}(\max)$.
 - Assumes that $t_{RCD} \leq t_{RCD}(\max)$ and $t_{RAD} \geq t_{RAD}(\max)$.
 - $t_{OFF}(\max)$ defines the time at which the output achieves the open circuit condition and is not referred to output voltage levels.
 - $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
 - Operation with the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met, $t_{RCD}(\max)$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
 - Operation with the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met, $t_{RAD}(\max)$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled exclusively by t_{AA} .
 - t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \geq t_{WCS}(\min)$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}(\min)$, $t_{CWD} \geq t_{CWD}(\min)$, $t_{AWD} \geq t_{AWD}(\min)$ and $t_{CPW} \geq t_{CPW}(\min)$, the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 - These parameters are referred to \overline{CAS} leading edge in an early write cycle and to \overline{WE} leading edge in a delayed write or a read-modify-write cycle.


HM514800CI Series, HM51S4800CI Series

12. t_{RASC} defines \overline{RAS} pulse width in fast page mode cycles.
13. Access time is determined by the longest among t_{AA} , t_{CAC} and t_{ACP} .
14. An initial pause of 100 μ s is required after power up followed by a minimum of eight initialization cycles (\overline{RAS} -only refresh cycle or \overline{CAS} -before- \overline{RAS} refresh cycle). If the internal refresh counter is used, a minimum of eight \overline{CAS} -before- \overline{RAS} refresh cycles is required.
15. In delayed write or read-modify-write cycles, \overline{OE} must disable output buffer prior to applying data to the device.
16. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
17. The supply voltage with all V_{CC} pins must be on the same level.
The supply voltage with all V_{SS} pins must be on the same level.
18. t_{RASS} is not guaranteed spec for executing self refresh. It is necessary to satisfy t_{RPS} , t_{CHS} when t_{RASS} is shorter than $t_{RASS}(\text{min})$. Then, refresh operation is not guaranteed that for executing $t_{RASS}(\text{min})$ cycles.
19. If you use distributed CBR refresh mode with 15.6 μ s interval in normal read/write cycle, CBRrefresh should be executed within 15.6 μ s immediately after exiting from and before entering into self refresh mode.
20. If you use \overline{RAS} only refresh or CBR burst refresh mode in normal read/write cycle, 1024 cycles of distributed CBR refresh with 15.6 μ s interval should be executed within 16 ms immediately after exiting from and before entering into the self refresh mode.
21. Repetitive self refresh mode without refreshing all memory is not allowed. Once you exit from self refresh mode, all memory cells need to be refreshed before re-entering the self refresh mode again.
22. ///: H or L (H: $V_{IH}(\text{min}) \leq V_{IN} \leq V_{IH}(\text{max})$, L: $V_{IL}(\text{min}) \leq V_{IN} \leq V_{IL}(\text{max})$)
XXX: Invalid Dout
When the address, clock and input pins are not described on timing waveforms, their pins must be applied V_{IH} or V_{IL} .

HM514800CI Series, HM51S4800CI Series

Timing Waveforms^{*22}


Read Cycle



HITACHI

HM514800CI Series, HM51S4800CI Series


Early Write Cycle



HITACHI


HM514800CI Series, HM51S4800CI Series

Delayed Write Cycle



HM514800CI Series, HM51S4800CI Series


Read-Modify-Write Cycle



HITACHI


HM514800CI Series, HM51S4800CI Series

$\overline{\text{RAS}}$ -Only Refresh Cycle




HM514800CI Series, HM51S4800CI Series

$\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh Cycle




HM514800CI Series, HM51S4800CI Series

Fast Page Mode Read Cycle



HM514800CI Series, HM51S4800CI Series


Fast Page Mode Early Write Cycle



HITACHI


HM514800CI Series, HM51S4800CI Series

Fast Page Mode Delayed Write Cycle



HM514800CI Series, HM51S4800CI Series


Fast Page Mode Read-Modify-Write Cycle



HITACHI

HM514800CI Series, HM51S4800CI Series

Self Refresh Cycle*18, 19, 20, 21




HM514800CI Series, HM51S4800CI Series

Package Dimensions

HM514800CJI/CLJI Series, HM51S4800CJI/CLJI Series (CP-28D)

Unit: mm



HM514800CI Series, HM51S4800CI Series

When using this document, keep the following in mind:

1. This document may, wholly or partially, be subject to change without notice.
2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
6. **MEDICAL APPLICATIONS:** Hitachi's products are not authorized for use in **MEDICAL APPLICATIONS** without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in **MEDICAL APPLICATIONS**.

HITACHI

Hitachi, Ltd.

Semiconductor & IC Div.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100, Japan
Tel: Tokyo (03) 3270-2111
Fax: (03) 3270-5109

For further information write to:

Hitachi America, Ltd.
Semiconductor & IC Div.
2000 Sierra Point Parkway
Brisbane, CA. 94005-1835
U S A
Tel: 415-589-8300
Fax: 415-583-4207

Hitachi Europe GmbH
Electronic Components Group
Continental Europe
Dornacher Straße 3
D-85622 Feldkirchen
München
Tel: 089-9 91 80-0
Fax: 089-9 29 30 00

Hitachi Europe Ltd.
Electronic Components Div.
Northern Europe Headquarters
Whitebrook Park
Lower Cookham Road
Maidenhead
Berkshire SL6 8YA
United Kingdom
Tel: 0628-585000
Fax: 0628-778322

Hitachi Asia Pte. Ltd.
16 Collyer Quay #20-00
Hitachi Tower
Singapore 0104
Tel: 535-2100
Fax: 535-1533

Hitachi Asia (Hong Kong) Ltd.
Unit 706, North Tower,
World Finance Centre,
Harbour City, Canton Road
Tsim Sha Tsui, Kowloon
Hong Kong
Tel: 27359218
Fax: 27306071

HITACHI

HM514800CI Series, HM51S4800CI Series

Revision Record

Rev.	Date	Contents of Modification	Drawn by	Approved by
1.0	Jul. 18, 1996	Initial issue		
