# HM514260D Series HM51S4260D Series

262,144-word × 16-bit Dynamic Random Access Memory

# **HITACHI**

ADE-203-510 (Z) Preliminary Rev. 0.0 Apr. 3, 1996

#### **Description**

The Hitachi HM51(S)4260D is CMOS dynamic RAM organized as 262,144-word  $\times$  16-bit. HM51(S)4260D has realized higher density, higher performance and various functions by employing 0.8  $\mu$ m CMOS process technology and some new CMOS circuit design technologies. The HM51(S)4260D offers Fast Page Mode as a high speed access mode. Multiplexed address input permits the HM51(S)4260D to be packaged in standard 400-mil 40-pin plastic SOJ, and standard 400-mil 44-pin plastic TSOPII. Internal refresh timer enables HM51S4260D self refresh operation.


#### **Features**

- Single 5 V
- High speed
  - Access time: 60 ns/70 ns/80 ns (max)
- · Low power dissipation
  - Active mode:
    - 825 mW/770 mW/688 mW (max)
  - Standby mode: 11 mW (max)
    - 1.1 mW (max) (L-version)
- Fast page mode capability
  - 512 refresh cycles: 8 ms 128 ms (L-version)
- 2 CAS byte control
- 2 variations of refresh
  - RAS-only refresh
  - CAS-before-RAS refresh
- Battery back up operation (L-version)
- Self refresh operation (HM51S4260D/DL)

## **Ordering Information**

Type No.	Access time	Package
HM514260DJ-6 HM514260DJ-7 HM514260DJ-8	60 ns 70 ns 80 ns	400-mill 40-pin plastic SOJ (CP-40D)
HM514260DLJ-6 HM514260DLJ-7 HM514260DLJ-8	60 ns 70 ns 80 ns	
HM51S4260DJ-6 HM51S4260DJ-7 HM51S4260DJ-8	60 ns 70 ns 80 ns	
HM51S4260DLJ-6 HM51S4260DLJ-7 HM51S4260DLJ-8	60 ns 70 ns 80 ns	
HM514260DTT-6 HM514260DTT-7 HM514260DTT-8	60 ns 70 ns 80 ns	400-mill 44-pin plastic TSOP II (TTP-44/40DB)
HM514260DLTT-6 HM514260DLTT-7 HM514260DLTT-8	60 ns 70 ns 80 ns	
HM51S4260DTT-6 HM51S4260DTT-7 HM51S4260DTT-8	60 ns 70 ns 80 ns	
HM51S4260DLTT-6 HM51S4260DLTT-7 HM51S4260DLTT-8	60 ns 70 ns 80 ns	


#### **Pin Arrangement**



#### **Pin Description**

Pin name	Function						
A0 to A8	Address input -Row address -Column address -Refresh address	A0 to A8 A0 to A8 A0 to A8					
I/O0 to I/O15	Data-in/data-out						
RAS	Row address strobe						
UCAS, LCAS	Column address strob	oe .					
WE	Read/write enable						
ŌĒ	Output enable						
V <sub>cc</sub>	Power (+5 V)						
V <sub>ss</sub>	Ground						
NC	No connection						

**Block Diagram** 



#### **Operation Mode**

The HM51(S)4260D series has the following 11 operation modes.

- 1. Read cycle
- 2. Early write cycle
- 3. Delayed write cycle
- 4. Read-modify-write cycle
- 5. RAS-only refresh cycle
- 6. CAS-before-RAS refresh cycle
- 7. Self refresh cycle(HM51S4260D)
- 8. Fast page mode read cycle
- 9. Fast page mode early write cycle
- 10. Fast page mode delayed write cycle
- 11. Fast page mode read-modify-write cycle

Inputs						
RAS	LCAS	UCAS	WE	OE	Output	Operation
Н	Н	Н	D	D	Open	Standby
Н	L	L	Н	L	Valid	Standby
L	L	L	Н	L	Valid	Read cycle
L	L	L	L*2	D	Open	Early write cycle
L	L	L	L*2	Н	Undefined	Delayed write cycle
L	L	L	H to L	L to H	Valid	Read-modify-write cycle
L	Н	Н	D	D	Open	RAS-only refresh cycle
H to L	Н	L	D	D	Open	CAS-before-RAS refresh cycle or
	L	Н				Self refresh cycle (HM51S4260D)
	L	L				
L	H to L	H to L	Н	L	Valid	Fast page mode read cycle
L	H to L	H to L	L*2	D	Open	Fast page mode early write cycle
L	H to L	H to L	L*2	Н	Undefined	Fast page mode delayed write cycle
L	H to L	H to L	H to L	L to H	Valid	Fast page mode read-modify-write cycle
L	L	L	Н	Н	Open	Read cycle (Output disabled)

Notes: 1. H: High(inactive) L: Low(active) D: H or L

- - t<sub>wcs</sub> < 0 ns Delayed write cycle
- Mode is determined by the OR function of the UCAS and LCAS. (Mode is set by the earliest of UCAS and LCAS active edge and reset by the latest of UCAS and LCAS inactive edge.)
   However write OPERATION and output HIZ control are done independently by each UCAS, LCAS.
  - ex. if  $\overline{RAS} = H$  to L,  $\overline{LCAS} = L$ ,  $\overline{UCAS} = H$ , then  $\overline{CAS}$ -before- $\overline{RAS}$  refresh cycle is selected.

### **Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit	
Voltage on any pin relative to V <sub>ss</sub>	V <sub>T</sub>	-1.0 to +7.0	V	
Supply voltage relative to V <sub>ss</sub>	V <sub>cc</sub>	-1.0 to +7.0	V	
Short circuit output current	lout	50	mA	
Power dissipation	P <sub>T</sub>	1.0	W	
Operating temperature	Topr	0 to +70	°C	
Storage temperature	Tstg	-55 to +125	°C	

### Recommended DC Operating Conditions (Ta = 0 to $+70^{\circ}$ C)

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply voltage	V <sub>ss</sub>	0	0	0	V	2
	V <sub>cc</sub>	4.5	5.0	5.5	V	1, 2
Input high voltage	V <sub>IH</sub>	2.4	_	6.5	V	1
Input low voltage	V <sub>IL</sub>	-1.0	_	0.8	V	1

Notes: 1. All voltage referred to V<sub>ss</sub>

<sup>2.</sup> The supply voltage with all  $V_{\rm cc}$  pins must be on the same level. The supply voltage with all  $V_{\rm ss}$  pins must be on the same level.

DC Characteristics (Ta = 0 to  $70^{\circ}$ C, VCC =  $5 \text{ V} \pm 10\%$ , VSS = 0 V)

		НМ5	14260	D, HN	I51S42	260D			
		-6		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test conditions
Operating current*1, *2	I <sub>CC1</sub>	_	150	_	140	_	125	mA	$\overline{\text{RAS}}$ , $\overline{\text{UCAS}}$ or $\overline{\text{LCAS}}$ cycling $t_{\text{RC}} = \min$
Standby current	I <sub>CC2</sub>	_	2		2		2	mA	TTL interface RAS, UCAS, LCAS = V <sub>IH</sub> Dout = High-Z
			1		1		1	mA	CMOS interface RAS, UCAS, LCAS, WE,  OE ≥ V <sub>cc</sub> – 0.2 V  Dout = High-Z
Standby current (L-version)	I <sub>CC2</sub>		200		200		200	μА	CMOS interface RAS, UCAS, LCAS, ŌE, WE≥ V <sub>cc</sub> – 0.2 V Dout = High-Z
RAS-only refresh current*2	I <sub>CC3</sub>	_	140	_	130		110	mA	t <sub>RC</sub> = min
Standby current*1	I <sub>CC5</sub>	_	5	_	5	_	5	mA	RAS = V <sub>IH</sub> , UCAS, LCAS = V <sub>IL</sub> Dout = enable
CAS-before-RAS refresh current*2	I <sub>CC6</sub>	_	140	_	130	_	110	mA	t <sub>RC</sub> = min
Fast page mode current*1, *3	I <sub>CC7</sub>	_	150	_	130		120	mA	t <sub>PC</sub> = min
Battery backup current*4 (Standby with CBR refresh) (L-version)	I <sub>CC10</sub>	_	300	_	300	_	300	μА	$\begin{array}{l} \text{Standby: CMOS interface} \\ \text{Dout = High-Z} \\ \text{CBR refresh: } t_{\text{RC}} = 250 \; \mu\text{s} \\ t_{\text{RAS}} \leq 1 \; \mu\text{s}, \overline{\text{UCAS}}, \overline{\text{LCAS}} = \text{V}_{\text{IL}} \\ \overline{\text{WE}}, \overline{\text{OE}} = \text{V}_{\text{IH}} \end{array}$
Self-refresh mode current (HM51S4260D)	I <sub>CC11</sub>	_	1		1		1	mA	CMOS interface RAS, UCAS, LCAS ≤ 0.2 V, Dout = High-Z
Self-refresh mode current (HM51S4260DL)	I <sub>CC11</sub>	_	200		200		200	μА	CMOS interface RAS, UCAS, LCAS ≤ 0.2 V, Dout = High-Z

## DC Characteristics (Ta = 0 to $70^{\circ}$ C, VCC = 5 V $\pm$ 10%, VSS = 0 V) (cont)

		HM5	14260	D, HM	51542	260D			
		-6		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test conditions
Input leakage current	I <sub>LI</sub>	-10	10	-10	10	-10	10	μΑ	0 V ≤ Vin ≤ 6.5 V
Output leakage current	I <sub>LO</sub>	-10	10	-10	10	-10	10	μΑ	0 V ≤ Vout ≤ 6.5 V, Dout = disable
Output high voltage	V <sub>OH</sub>	2.4	$V_{cc}$	2.4	$V_{cc}$	2.4	$V_{cc}$	V	High lout = -5.0 mA
Output low voltage	$V_{OL}$	0	0.4	0	0.4	0	0.4	V	Low lout = 4.2 mA

Notes: 1.  $I_{cc}$  depends on output load condition when the device is selected.  $I_{cc}$  max is specified at the output open condition.

- 2. Address can be changed once or less while  $\overline{RAS} = V_{IL}$ .
- 3. Address can be changed once or less while  $\overline{UCAS}$  and  $\overline{LCAS} = V_{IH}$ .
- 4.  $V_{IH} \ge V_{CC} 0.2 \text{ V}, \ 0 \le V_{IL} \le 0.2 \text{ V}, \text{ Address can be changed once or less while } \overline{RAS} = V_{IL}$
- 5. All the  $V_{cc}$  pins shall be supplied with the same voltage. And all the  $V_{ss}$  pins shall be supplied with the same voltage.

#### Capacitance (Ta = $+25^{\circ}$ C, VCC = $5 \text{ V} \pm 10\%$ )

Parameter	Symbol	Тур	Max	Unit	Notes
Input capacitance (Address)	C <sub>I1</sub>	_	5	pF	1
Input capacitance (Clocks)	C <sub>12</sub>	_	7	pF	1
Output capacitance (Data-in, Data-out)	C <sub>I/O</sub>	_	10	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{UCAS}$  and  $\overline{LCAS} = V_{IH}$  to disable Dout

**AC Characteristics** (Ta = 0 to 70°C,  $V_{CC}$  = 5 V ± 10%,  $V_{SS}$  = 0 V) \*1, \*14, \*15, \*17, \*18

#### **Test Conditions**

• Input rise and fall time: 5 ns

• Input timing reference levels: 0.8 V, 2.4 V

• Input levels: 0 V, 3 V

• Output load: 2 TTL gate + CL (100 pF) (Including scope and jig)

#### Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

		НМ5	14260D,						
		-6		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	t <sub>RC</sub>	110	_	130	_	150		ns	
RAS precharge time	t <sub>RP</sub>	40	_	50	_	60	_	ns	
RAS pulse width	t <sub>RAS</sub>	60	10000	70	10000	80	10000	ns	
CAS pulse width	t <sub>CAS</sub>	15	10000	20	10000	20	10000	ns	23
Row address setup time	t <sub>ASR</sub>	0	_	0	_	0	_	ns	
Row address hold time	t <sub>RAH</sub>	10	_	10	_	10	_	ns	
Column address setup time	t <sub>ASC</sub>	0	_	0	_	0	_	ns	19
Column address hold time	t <sub>CAH</sub>	15	_	15	_	15	_	ns	19
RAS to CAS delay time	t <sub>RCD</sub>	20	45	20	50	20	60	ns	8
RAS to column address delay time	t <sub>RAD</sub>	15	30	15	35	15	40	ns	9
RAS hold time	t <sub>RSH</sub>	15	_	20	_	20	_	ns	
CAS hold time	t <sub>csh</sub>	60	_	70	_	80	_	ns	
CAS to RAS precharge time	t <sub>CRP</sub>	10	_	15	_	15	_	ns	20
OE to Din delay time	t <sub>ODD</sub>	15	_	20	_	20	_	ns	
OE delay time from Din	t <sub>DZO</sub>	0	_	0	_	0	_	ns	
CAS setup time from Din	t <sub>DZC</sub>	0	_	0	_	0	_	ns	
Transition time (rise and fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	7
Refresh period	t <sub>REF</sub>	_	8	_	8	_	8	ms	
Refresh period (L-version)	t <sub>REF</sub>		128		128		128	ms	

### Read Cycle

		НМ5	14260D,	HM51	S4260D			Ī	
		-6		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Access time from RAS	t <sub>RAC</sub>	_	60	_	70	_	80	ns	2, 3
Access time from CAS	t <sub>CAC</sub>		15	_	20	_	20	ns	3, 4, 13
Access time from address	t <sub>AA</sub>		30	_	35	_	40	ns	3, 5, 13
Access time from OE	t <sub>OAC</sub>	_	15	_	20	_	20	ns	23
Read command setup time	t <sub>RCS</sub>	0	_	0	_	0	_	ns	19
Read command hold time to CAS	t <sub>RCH</sub>	0	_	0	_	0	_	ns	16, 20
Read command hold time to RAS	t <sub>RRH</sub>	0	_	0	_	0	_	ns	16
Column address to RAS lead time	t <sub>RAL</sub>	30	_	35	_	40	_	ns	
Output buffer turn-off time	t <sub>OFF1</sub>	0	15	0	15	0	15	ns	6
Output buffer turn-off to OE	t <sub>OFF2</sub>	0	15	0	15	0	15	ns	6
CAS to Din delay time	t <sub>CDD</sub>	15	_	15	_	15	_	ns	

### Write Cycle

		НМ5	HM514260D, HM51S4260D						
		-6		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Write command setup time	t <sub>wcs</sub>	0	_	0	_	0	_	ns	10, 19
Write command hold time	t <sub>wch</sub>	15		15	_	15	_	ns	19
Write command pulse width	t <sub>WP</sub>	10		10	_	10	_	ns	
Write command to RAS lead time	t <sub>RWL</sub>	15	_	20	_	20	_	ns	
Write command to CAS lead time	t <sub>cwL</sub>	15	_	20	_	20	_	ns	21
Data-in setup time	t <sub>DS</sub>	0		0	_	0	_	ns	11, 21
Data-in hold time	t <sub>DH</sub>	15	_	15	_	15	_	ns	11, 21
CAS to OE delay time	t <sub>cod</sub>		0	_	0	_	0	ns	23

### Read-Modify-Write Cycle

		HM514260D, HM51S4260D							
		-6	6 -7			-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Read-modify-write cycle time	t <sub>RWC</sub>	150	_	180	_	200	_	ns	
RAS to WE delay time	t <sub>RWD</sub>	80	_	95	_	105	_	ns	10
CAS to WE delay time	t <sub>cwD</sub>	35	_	45	_	45	_	ns	10
Column address to WE delay time	t <sub>AWD</sub>	50	_	60	_	65	_	ns	10, 13
OE hold time from WE	t <sub>oeh</sub>	15	_	20		20		ns	

### Refresh Cycle

		HM514260D, HM51S4260D							
		-6		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
CAS setup time (CBR refresh cycle)	t <sub>CSR</sub>	10	_	10	_	10	_	ns	19
CAS hold time (CBR refresh cycle)	t <sub>CHR</sub>	10	_	10	_	10	_	ns	20
RAS precharge to CAS hold time	t <sub>RPC</sub>	10	_	10	_	10	_	ns	19
CAS precharge time in normal mode	t <sub>CPN</sub>	10	_	10	_	10	_	ns	22

### **Fast Page Mode Cycle**

	HM514260D, HM51S4260D								
		-6	-6 -7		-8				
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Fast page mode cycle time	t <sub>PC</sub>	40	_	45	_	50	_	ns	
Fast page mode CAS precharge time	t <sub>CP</sub>	10	_	10	_	10	_	ns	22
Fast page mode RAS pulse width	t <sub>RASC</sub>	_	100000	_	100000	_	100000	ns	12
Access time from CAS precharge	t <sub>ACP</sub>	_	35		40	_	45	ns	3, 13, 20
RAS hold time from CAS precharge	t <sub>RHCP</sub>	35	_	40	_	45	_	ns	

### Fast Page Mode Read-Modify-Write Cycle

		HM514260D, HM51S4260D							
		-6	-6 -7		-8				
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Fast page mode read-modify-write cycle CAS precharge to WE delay time	t <sub>CPW</sub>	55	_	65	_	70	_	ns	
Fast page mode read-modify-write cycle time	t <sub>PCM</sub>	80	_	95	_	100	_	ns	

#### Self Refresh Mode

#### HM51S4260D

		-6		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
RAS pulse width (self-refresh)	t <sub>RASS</sub>	100	_	100	_	100	_	μs	24, 25, 26
RAS precharge time (self-refresh)	t <sub>RPS</sub>	110	_	130	_	150	_	ns	
CAS hold time (self-refresh)	t <sub>chs</sub>	-50	_	-50	_	-50	_	ns	21

Notes: 1. AC measurements assume  $t_T = 5$  ns,  $V_{IH} = 3.0$  V,  $V_{IL} = 0.0$  V.

- 2. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max). If  $t_{RCD}$  or  $t_{RAD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  exceeds the value shown.
- 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 4. Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max).
- 5. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \ge t_{RAD}$  (max).
- t<sub>OFF</sub> (max) defines the time at which the output achieves the open circuit condition and is not referred to output voltage levels.
- 7.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
- 10.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if  $t_{WCS} \ge t_{WCS}$  (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if  $t_{RWD} \ge t_{RWD}$  (min),  $t_{CWD} \ge t_{CWD}$  (min),  $t_{AWD} \ge t_{AWD}$  (min) and  $t_{CPW} \ge t_{CPW}$  (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 11. These parameters are referred to  $\overline{\text{CAS}}$  leading edge in an early write cycle and to  $\overline{\text{WE}}$  leading edge in a delayed write or a read-modify-write cycle.
- 12.  $t_{RASC}$  defines  $\overline{RAS}$  pulse width in fast page mode cycles.
- 13. Access time is determined by the longest among  $t_{\text{AA}},\ t_{\text{CAC}}$  and  $t_{\text{ACP}}.$
- 14. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles (RAS-only refresh cycle or CAS-before-RAS refresh cycle). If the internal refresh counter is used, a minimum of eight CAS-before-RAS refresh cycles is required.
- 15. In delayed write or read-modify-write cycles,  $\overline{\text{OE}}$  must disable output buffer prior to applying data to the device.
- 16. Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.
- 17. When both UCAS and LCAS go low at the same time, all 16-bits data are written into the device.


  UCAS and LCAS cannot be staggered within the same write/read cycles.
- 18. All the  $V_{cc}$  and  $V_{ss}$  pins shall be supplied with the same voltages.
- 19.  $t_{ASC}$ ,  $t_{CAH}$ ,  $t_{RCS}$ ,  $t_{WCS}$ ,  $t_{WCH}$ ,  $t_{CSR}$  and  $t_{RPC}$  are determined by the earlier falling edge of  $\overline{UCAS}$  or  $\overline{LCAS}$ .
- 20.  $t_{CRP}$ ,  $t_{CHR}$ ,  $t_{ACP}$   $t_{RCH}$  and  $t_{CPW}$  are determined by the later rising edge of  $\overline{UCAS}$  or  $\overline{LCAS}$ .
- 21.  $t_{CWL}$ ,  $t_{DH}$ ,  $t_{DS}$  and  $t_{CHS}$  should be satisfied by both  $\overline{UCAS}$  and  $\overline{LCAS}$ .
- 22.  $t_{CPN}$  and  $t_{CP}$  are determined by the time that both  $\overline{UCAS}$  and  $\overline{LCAS}$  are high.

- 23. When output buffers are enabled once, sustain the low impedance state until valid data is obtained. When output buffer is turned on and off within a very short time, generally it causes large  $V_{\rm CC}/V_{\rm SS}$  line noise, which causes to degrade  $V_{\rm IH}$  min/ $V_{\rm IL}$  max level.
- 24. If you use distributed CBR refresh mode with 15.6  $\mu$ s interval in normal read/write cycle, CBR refresh should be executed within 15.6  $\mu$ s immediately after exiting from and before entering into self refresh mode.
- 25. If you use RAS only refresh or CBR burst refresh mode in normal read/write cycle, 512 cycles of distributed CBR refresh with 15.6 μs interval should be executed within 8 ms immediately after exiting from and before entering into the self refresh mode.
- 26. Repetitive self refresh mode without refreshing all memory is not allowed. Once you exit from self refresh mode, all memory cells need to be refreshed before re-entering the self refresh mode again.
- 27. ///H or L (H:  $V_{IH}$  (min)  $\leq V_{IN} \leq V_{IH}$  (max), L:  $V_{IL}$  (min)  $\leq V_{IN} \leq V_{IL}$  (max)) XXXInvalid Dout


#### Notes concerning 2CAS control

Please do not separate the  $\overline{UCAS}/\overline{LCAS}$  operation timing intentionally. However skew between  $\overline{UCAS}/\overline{LCAS}$  are allowed under the following conditions.

- 1. Each of the UCAS/LCAS should satisfy the timing specifications individually.
- 2. Different operation mode for upper/lower byte is not allowed; such as following.




3. Closely separated upper/lower byte control is not allowed. However when the condition  $(t_{CP} \le t_{UL})$  is satisfied, fast page mode can be performed.




## Timing Waveforms\*27


### Read Cycle




### **Early Write Cycle**




### **Delayed Write Cycle**




#### Read-Modify-Write Cycle




### **RAS**-Only Refresh Cycle




### **CAS-Before-RAS** Refresh Cycle




#### **Fast Page Mode Read Cycle**




#### **Fast Page Mode Early Write Cycle**




#### **Fast Page Mode Delayed Write Cycle**



#### Fast Page Mode Read-Modify-Write Cycle



#### Self Refresh Cycle



\* WE, OE : H or L

The low self refresh current is achieved by introducing extremely long internal refresh cycle. Therefore some care needs to be taken on the refresh.


- 1.Please do not use  $t_{RASS}$  timing, 10  $\mu s \le t_{RASS} \le 100 \ \mu s$ . During this period, the device is in transition state from normal operation mode to self refresh mode. If  $t_{RASS} \ge 100 \ \mu s$ , then  $\overline{RAS}$  precharge time should use  $t_{RPS}$  instead of  $t_{RP}$ .

  2.If you use  $\overline{RAS}$  only refresh or CBR burst refresh mode in normal read/write cycle, 512
- 2.If you use RAS only refresh or CBR burst refresh mode in normal read/write cycle, 512 cycles of distributed CBR refresh with 15.6 μs interval should be executed within 8 ms immediately after exiting from and before entering into the self refresh mode.
- 3. If you use distributed CBR refresh mode with 15.6  $\mu$ s interval in normal read/write cycle, CBR refresh should be executed within 15.6  $\mu$ s immediately after exiting from and before entering into self refresh mode.
- 4.Repetitive self refresh mode without refreshing all memory is not allowed. Once you exit from self refresh mode, all memory cells need to be refreshed before re-entering the self refresh mode again.

### **Package Dimensions**

### HM514260DJ/DLJ Series HM51S260DJ/DLJ Series (CP-40D)

Unit: mm




28

#### **HM514260DTT/DLTT Series**

#### HM51S4260DTT/DLTT Series (TTP-44/40DB)

Unit: mm



29

When using this document, keep the following in mind:

- 1. This document may, wholly or partially, be subject to change without notice.
- 2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
- 3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
- 4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
- 5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
- 6. MEDICAL APPLICATIONS: Hitachi's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in MEDICAL APPLICATIONS.

# **HITACHI**

#### Hitachi, Ltd.

Semiconductor & IC Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100, Japan Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

#### For further information write to:

Hitachi America, Ltd. Semiconductor & IC Div. 2000 Sierra Point Parkway Brisbane, CA. 94005-1835 U S A Tel: 415-589-8300 Fax: 415-583-4207 Hitachi Europe GmbH Electronic Components Group Continental Europe Dornacher Straße 3 D-85622 Feldkirchen München Tel: 089-9 91 80-0 Fax: 089-9 29 30 00 Hitachi Europe Ltd.
Electronic Components Div.
Northern Europe Headquarters
Whitebrook Park
Lower Cookham Road
Maidenhead
Berkshire SL6 8YA
United Kingdom
Tel: 0628-585000

Fax: 0628-778322

Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 0104 Tel: 535-2100 Fax: 535-1533

Hitachi Asia (Hong Kong) Ltd. Unit 706, North Tower, World Finance Centre, Harbour City, Canton Road Tsim Sha Tsui, Kowloon Hong Kong Tel: 27359218

Tel: 27359218 Fax: 27306071

### **Revision Record**

Rev.	Date	Contents of Modification	Drawn by	Approved by	
0.0	Apr. 3, 1996	Initial issue			