# SN54HC164, SN74HC164 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS


SCLS115C - DECEMBER 1982 - REVISED DECEMBER 2002

- Wide Operating Voltage Range of 2 V to 6 V
- Outputs Can Drive Up To 10 LSTTL Loads
- Low Power Consumption, 80-μA Max I<sub>CC</sub>
- Typical t<sub>pd</sub> = 20 ns
- ◆ ±4-mA Output Drive at 5 V
- Low Input Current of 1 μA Max
- AND-Gated (Enable/Disable) Serial Inputs
- Fully Buffered Clock and Serial Inputs
- Direct Clear


## description/ordering information

These 8-bit shift registers feature AND-gated serial inputs and an asynchronous clear (CLR) input. The gated serial (A and B) inputs permit complete control over incoming data; a low at either input inhibits entry of the new data and resets the first flip-flop to the low level at the next clock (CLK) pulse. A high-level input enables the other input, which then determines the state of the first flip-flop. Data at the serial inputs can be changed while CLK is high or low, provided the minimum setup time requirements are met. Clocking occurs on the low-to-high-level transition of CLK.

#### SN54HC164 . . . J OR W PACKAGE SN74HC164 . . . D, N, NS, OR PW PACKAGE (TOP VIEW)



# SN54HC164 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

## ORDERING INFORMATION

TA	PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	PDIP – N Tube		SN74HC164N	SN74HC164N	
	SOIC - D	Tube	SN74HC164D	HC164	
–40°C to 85°C	3010 - D	Tape and reel	SN74HC164DR	HC 104	
	SOP - NS	Tape and reel	SN74HC164NSR	HC164	
	TSSOP – PW	Tape and reel	SN74HC164PWR	HC164	
	CDIP – J	Tube	SNJ54HC164J	SNJ54HC164J	
–55°C to 125°C	CFP – W	Tube	SNJ54HC164W	SNJ54HC164W	
	LCCC – FK	Tube	SNJ54HC164FK	SNJ54HC164FK	

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




#### **FUNCTION TABLE**

	INPL	JTS	OUTPUTS				
CLR	CLK	Α	В	$Q_{A}$	Q <sub>B</sub> .	Q <sub>H</sub>	
L	Х	Χ	Х	L	L	L	
Н	L	Χ	X	Q <sub>A0</sub>	$Q_{B0}$	Q <sub>H0</sub>	
Н	$\uparrow$	Н	Н	Н	$Q_{An}$	$Q_Gn$	
Н	$\uparrow$	L	Χ	L	$Q_{An}$	$Q_Gn$	
Н	1	Χ	L	L	$Q_{An}$	$Q_{Gn}$	

 $Q_{A0}$ ,  $Q_{B0}$ ,  $Q_{H0}$  = the level of  $Q_{A}$ ,  $Q_{B}$ , or  $Q_{H}$ , respectively, before the indicated steady-state input conditions were established

Q<sub>An</sub>, Q<sub>Gn</sub> = the level of Q<sub>A</sub> or Q<sub>G</sub> before the most recent ↑ transition of CLK: indicates a 1-bit shift


# logic diagram (positive logic)



Pin numbers shown are for the D, J, N, NS, PW, and W packages.



# typical clear, shift, and clear sequence



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 7 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) (see Note 1)	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> ) (see Note 1)	±20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	
Continuous current through V <sub>CC</sub> or GND	
Package thermal impedance, $\theta_{JA}$ (see Note 2): D package .	
	80°C/W
NS package	76°C/W
PW package	113°C/W
Storage temperature range, T <sub>sto</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



# SN54HC164, SN74HC164 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS

SCLS115C - DECEMBER 1982 - REVISED DECEMBER 2002

# recommended operating conditions (see Note 3)

			SI	N54HC16	64	SN74HC164		4	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcс	Supply voltage		2	5	6	2	5	6	V
		V <sub>CC</sub> = 2 V	1.5			1.5			
VIH	High-level input voltage	V <sub>CC</sub> = 4.5 V	3.15			3.15			V
		VCC = 6 V	4.2		MAX         MIN           6         2           1.5	4.2			
	Low-level input voltage	V <sub>CC</sub> = 2 V			0.5			0.5	V
$V_{IL}$		V <sub>CC</sub> = 4.5 V			1.35			1.35	
		VCC = 6 V			1.8			1.8	
٧ <sub>I</sub>	Input voltage		0		VCC	0		VCC	V
٧o	Output voltage		0		VCC	0		VCC	V
		V <sub>CC</sub> = 2 V			1000			1000	
$\Delta t/\Delta v^{\dagger}$	Input transition rise/fall time	V <sub>CC</sub> = 4.5 V			500			500	ns
		VCC = 6 V			400			1.35 1.8 VCC VCC 1000	
TA	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		Vaa	Т	A = 25°C	;	SN54HC164		SN74HC164		UNIT
PARAMETER	1231 CC	MUITIONS	vcc	MIN	TYP	MAX	MIN	MAX	MIN	0.1 0.1 0.1 0.3 0.33 0.33 ±1000	UNIT
			2 V	1.9	1.998		1.9		1.9		
		$I_{OH} = -20  \mu A$	4.5 V	4.4	4.499		4.4		4.4		
Voн	VI = VIH or VIL		6 V	5.9	5.999		5.9		5.9		V
		$I_{OH} = -4 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84		
		$I_{OH} = -5.2 \text{ mA}$	6 V	5.48	5.8		5.2		5.34		
	VI = VIH or VIL	I <sub>OL</sub> = 20 μA	2 V		0.002	0.1		0.1		0.1	
			4.5 V		0.001	0.1		0.1		0.1	
VOL			6 V		0.001	0.1		0.1		0.1	V
		I <sub>OL</sub> = 4 mA	4.5 V		0.17	0.26		0.4		0.33	
		$I_{OL} = 5.2 \text{ mA}$	6 V		0.15	0.26		0.4		0.33	
lį	$V_I = V_{CC}$ or 0		6 V		±0.1	±100		±1000		±1000	nA
Icc	$V_I = V_{CC}$ or 0,	I <sub>O</sub> = 0	6 V			8		160		80	μΑ
C <sub>i</sub>			2 V to 6 V		3	10		10		10	pF

<sup>†</sup> If this device is used in the threshold region (from V<sub>IL</sub>max = 0.5 V to V<sub>IH</sub>min = 1.5 V), there is a potential to go into the wrong state from induced grounding, causing double clocking. Operating with the inputs at t<sub>t</sub> = 1000 ns and V<sub>CC</sub> = 2 V does not damage the device; however, functionally, the CLK inputs are not ensured while in the shift, count, or toggle operating modes.

SCLS115C - DECEMBER 1982 - REVISED DECEMBER 2002

# timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			V	T <sub>A</sub> =	25°C	SN54F	IC164	SN74F	IC164	LINIT
			Vcc	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
f <sub>clock</sub> Clock frequency			2 V		6		4.2		5	
	4.5 V		31		21		25	MHz		
		6 V		36		25		28		
			2 V	100		150		125		
		CLR low	4.5 V	20		30		25		
	Dulas duration		6 V	17		25		21		ns
t <sub>W</sub>	Pulse duration	CLK high or low	2 V	80		120		100		
			4.5 V	16		24		20		
			6 V	14		20		18		
		Data	2 V	100		150		125		
			4.5 V	20		30		25		
	Catum times hafara CLKA		6 V	17		25		21		
t <sub>su</sub>	Setup time before CLK↑		2 V	100		150		125		ns
		CLR inactive	4.5 V	20		30		25		
			6 V	17		25		21		
		-	2 V	5		5		5		ns
th	Hold time, data after CLK↑		4.5 V	5		5		5		
			6 V	5		5		5		

# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM TO		V	T <sub>A</sub> = 25°C		SN54HC164		SN74HC164		UNIT	
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
			2 V	6	10		4.2		5		
fmax			4.5 V	31	54		21		25		MHz
			6 V	36	62		25		28		
			2 V		140	205		295		255	
<sup>t</sup> PHL	CLR	Any Q	4.5 V		28	41		59		51	
			6 V		24	35		51		46	ns
			2 V		115	175		265		220	115
<sup>t</sup> pd	CLK	Any Q	4.5 V		23	35		53		44	
			6 V		20	30		45		38	
			2 V		38	75		110		95	
t <sub>t</sub>			4.5 V		8	15		22		19	ns
			6 V		6	13		19		16	

# operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load	135	pF



#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and test-fixture capacitance.

- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O = 50 \Omega$ ,  $t_r = 6 \text{ ns}$ ,  $t_f = 6 \text{ ns}$ .
- C. For clock inputs,  $f_{\mbox{max}}$  is measured when the input duty cycle is 50%.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLH and tpHL are the same as tpd.


Figure 1. Load Circuit and Voltage Waveforms



# J (R-GDIP-T\*\*)

#### 14 LEADS SHOWN


# **CERAMIC DUAL-IN-LINE**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, and GDIP1-T20






- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only.
  - E. Falls within MIL STD 1835 GDFP1-F14 and JEDEC MO-092AB

## FK (S-CQCC-N\*\*)

#### **28 TERMINAL SHOWN**

## **LEADLESS CERAMIC CHIP CARRIER**




- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a metal lid.
  - D. The terminals are gold plated.
  - E. Falls within JEDEC MS-004



# N (R-PDIP-T\*\*)

#### **16 PINS SHOWN**

# PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.

# D (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

## **8 PINS SHOWN**




NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012

14-PIN SHOWN




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

# PW (R-PDSO-G\*\*)

## 14 PINS SHOWN

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated