INTEGRATED CIRCUITS



Product specification File under Integrated Circuits, IC17 1999 Apr 12



PCD8544

CONTENTS INSTRUCTIONS 8 8.1 Initialization 1 **FEATURES** 8.2 Reset function 2 **GENERAL DESCRIPTION** 8.3 Function set 8.3.1 Bit PD 3 **APPLICATIONS** 8.3.2 Bit V 4 ORDERING INFORMATION Bit H 8.3.3 5 **BLOCK DIAGRAM** 8.4 **Display control** 6 PINNING 8.4.1 Bits D and E Set Y address of RAM 8.5 6.1 Pin functions 8.6 Set X address of RAM R0 to R47 row driver outputs 6.1.1 Temperature control 8.7 6.1.2 C0 to C83 column driver outputs 8.8 **Bias value** 6.1.3 V_{SS1}, V_{SS2}: negative power supply rails 8.9 Set VOP value V_{DD1} , V_{DD2} : positive power supply rails 6.1.4 9 LIMITING VALUES V_{LCD1}, V_{LCD2}: LCD power supply 6.1.5 T1, T2, T3 and T4: test pads 6.1.6 10 HANDLING 6.1.7 SDIN: serial data line 11 DC CHARACTERISTICS 6.1.8 SCLK: serial clock line 6.1.9 D/\overline{C} : mode select 12 AC CHARACTERISTICS SCE: chip enable 6.1.10 12.1 Serial interface OSC: oscillator 6.1.11 12.2 Reset 6.1.12 **RES:** reset 13 APPLICATION INFORMATION 7 FUNCTIONAL DESCRIPTION BONDING PAD LOCATIONS 14 7.1 Oscillator 14.1 Bonding pad information 7.2 Address Counter (AC) Bonding pad location 14.2 7.3 Display Data RAM (DDRAM) 15 TRAY INFORMATION Timing generator 7.4 Display address counter 7.5 16 DEFINITIONS 7.6 LCD row and column drivers 17 LIFE SUPPORT APPLICATIONS 7.7 Addressing 7.7.1 Data structure 7.8 Temperature compensation

PCD8544

1 FEATURES

- Single chip LCD controller/driver
- 48 row, 84 column outputs
- Display data RAM 48 × 84 bits
- On-chip:
 - Generation of LCD supply voltage (external supply also possible)
 - Generation of intermediate LCD bias voltages
 - Oscillator requires no external components (external clock also possible).
- External RES (reset) input pin
- Serial interface maximum 4.0 Mbits/s
- CMOS compatible inputs
- Mux rate: 48
- Logic supply voltage range V_{DD} to V_{SS} : 2.7 to 3.3 V
- Display supply voltage range V_{LCD} to V_{SS}
 - 6.0 to 8.5 V with LCD voltage internally generated (voltage generator enabled)
 - 6.0 to 9.0 V with LCD voltage externally supplied (voltage generator switched-off).
- Low power consumption, suitable for battery operated systems
- Temperature compensation of $\mathsf{V}_{\mathsf{LCD}}$
- Temperature range: -25 to +70 °C.

4 ORDERING INFORMATION

TYPE NUMBER PACKAGE NAME DESCRIPTION VERSION PCD8544U chip with bumps in tray; 168 bonding pads + 4 dummy pads

2 GENERAL DESCRIPTION

The PCD8544 is a low power CMOS LCD controller/driver, designed to drive a graphic display of 48 rows and 84 columns. All necessary functions for the display are provided in a single chip, including on-chip generation of LCD supply and bias voltages, resulting in a minimum of external components and low power consumption.

The PCD8544 interfaces to microcontrollers through a serial bus interface.

The PCD8544 is manufactured in n-well CMOS technology.

3 APPLICATIONS

• Telecommunications equipment.

5 BLOCK DIAGRAM



PCD8544

6 PINNING

| SYMBOL | DESCRIPTION |
|---------------------------------------|---------------------------|
| R0 to R47 | LCD row driver outputs |
| C0 to C83 | LCD column driver outputs |
| V _{SS1} , V _{SS2} | ground |
| V _{DD1} , V _{DD2} | supply voltage |
| V _{LCD1} , V _{LCD2} | LCD supply voltage |
| T1 | test 1 input |
| T2 | test 2 output |
| Т3 | test 3 input/output |
| T4 | test 4 input |
| SDIN | serial data input |
| SCLK | serial clock input |
| D/C | data/command |
| SCE | chip enable |
| OSC | oscillator |
| RES | external reset input |
| dummy1, 2, 3, 4 | not connected |

Note

1. For further details, see Fig.18 and Table 7.

6.1 Pin functions

6.1.1 R0 TO R47 ROW DRIVER OUTPUTS

These pads output the row signals.

| 6.1.2 | C0 TO C83 COLUMN DRIVER OUTPUTS |
|-------|---------------------------------|
| •••• | |

These pads output the column signals.

6.1.3 V_{SS1}, V_{SS2}: NEGATIVE POWER SUPPLY RAILS

Supply rails V_{SS1} and V_{SS2} must be connected together.

6.1.4 V_{DD1}, V_{DD2}: POSITIVE POWER SUPPLY RAILS

Supply rails V_{DD1} and V_{DD2} must be connected together.

6.1.5 V_{LCD1}, V_{LCD2}: LCD POWER SUPPLY

Positive power supply for the liquid crystal display. Supply rails V_{LCD1} and V_{LCD2} must be connected together.

6.1.6 T1, T2, T3 AND T4: TEST PADS

T1, T3 and T4 must be connected to $V_{\text{SS}},$ T2 is to be left open. Not accessible to user.

6.1.7 SDIN: SERIAL DATA LINE

Input for the data line.

6.1.8 SCLK: SERIAL CLOCK LINE

Input for the clock signal: 0.0 to 4.0 Mbits/s.

6.1.9 D/C: MODE SELECT

Input to select either command/address or data input.

6.1.10 SCE: CHIP ENABLE

The enable pin allows data to be clocked in. The signal is active LOW.

6.1.11 OSC: OSCILLATOR

When the on-chip oscillator is used, this input must be connected to V_{DD} . An external clock signal, if used, is connected to this input. If the oscillator and external clock are both inhibited by connecting the OSC pin to V_{SS} , the display is not clocked and may be left in a DC state. To avoid this, the chip should always be put into Power-down mode before stopping the clock.

6.1.12 RES: RESET

This signal will reset the device and must be applied to properly initialize the chip. The signal is active LOW.

PCD8544

7 FUNCTIONAL DESCRIPTION

7.1 Oscillator

The on-chip oscillator provides the clock signal for the display system. No external components are required and the OSC input must be connected to V_{DD} . An external clock signal, if used, is connected to this input.

7.2 Address Counter (AC)

The address counter assigns addresses to the display data RAM for writing. The X-address X_6 to X_0 and the Y-address Y_2 to Y_0 are set separately. After a write operation, the address counter is automatically incremented by 1, according to the V flag.

7.3 Display Data RAM (DDRAM)

The DDRAM is a 48 × 84 bit static RAM which stores the display data. The RAM is divided into six banks of 84 bytes ($6 \times 8 \times 84$ bits). During RAM access, data is transferred to the RAM through the serial interface. There is a direct correspondence between the X-address and the column output number.

7.4 Timing generator

The timing generator produces the various signals required to drive the internal circuits. Internal chip operation is not affected by operations on the data buses.

7.5 Display address counter

The display is generated by continuously shifting rows of RAM data to the dot matrix LCD through the column outputs. The display status (all dots on/off and normal/inverse video) is set by bits E and D in the 'display control' command.

7.6 LCD row and column drivers

The PCD8544 contains 48 row and 84 column drivers, which connect the appropriate LCD bias voltages in sequence to the display in accordance with the data to be displayed. Figure 2 shows typical waveforms. Unused outputs should be left unconnected.



PCD8544

48×84 pixels matrix LCD controller/driver



7.7 Addressing

Data is downloaded in bytes into the 48 by 84 bits RAM data display matrix of PCD8544, as indicated in Figs. 3, 4, 5 and 6. The columns are addressed by the address pointer. The address ranges are: X 0 to 83 (1010011), Y 0 to 5 (101). Addresses outside these ranges are not allowed. In the vertical addressing mode (V = 1), the Y address increments after each byte (see

0

Fig.5). After the last Y address (Y = 5), Y wraps around to 0 and X increments to address the next column. In the horizontal addressing mode (V = 0), the X address increments after each byte (see Fig.6). After the last X address (X = 83), X wraps around to 0 and Y increments to address the next row. After the very last address (X = 83 and Y = 5), the address pointers wrap around to address (X = 0 and Y = 0).

83

0

MGL638

Y-address

7.7.1 DATA STRUCTURE

LSB

MSB



X-address





7.8 Temperature compensation

Due to the temperature dependency of the liquid crystals' viscosity, the LCD controlling voltage V_{LCD} must be increased at lower temperatures to maintain optimum

contrast. Figure 7 shows V_{LCD} for high multiplex rates. In the PCD8544, the temperature coefficient of V_{LCD}, can be selected from four values (see Table 2) by setting bits TC₁ and TC₀.



PCD8544

8 INSTRUCTIONS

The instruction format is divided into two modes: If D/\overline{C} (mode select) is set LOW, the current byte is interpreted as command byte (see Table 1). Figure 8 shows an example of a serial data stream for initializing the chip. If D/\overline{C} is set HIGH, the following bytes are stored in the display data RAM. After every data byte, the address counter is incremented automatically.

The level of the D/\overline{C} signal is read during the last bit of data byte.

Each instruction can be sent in any order to the PCD8544. The MSB of a byte is transmitted first. Figure 9 shows one possible command stream, used to set up the LCD driver.

The serial interface is initialized when \overline{SCE} is HIGH. In this state, SCLK clock pulses have no effect and no power is consumed by the serial interface. A negative edge on \overline{SCE} enables the serial interface and indicates the start of a data transmission.



Figures 10 and 11 show the serial bus protocol.

- When SCE is HIGH, SCLK clock signals are ignored; during the HIGH time of SCE, the serial interface is initialized (see Fig.12)
- SDIN is sampled at the positive edge of SCLK
- D/ \overline{C} indicates whether the byte is a command (D/ \overline{C} = 0) or RAM data (D/ \overline{C} = 1); it is read with the eighth SCLK pulse
- If SCE stays LOW after the last bit of a command/data byte, the serial interface expects bit 7 of the next byte at the next positive edge of SCLK (see Fig.12)
- A reset pulse with $\overline{\text{RES}}$ interrupts the transmission. No data is written into the RAM. The registers are cleared. If $\overline{\text{SCE}}$ is LOW after the positive edge of $\overline{\text{RES}}$, the serial interface is ready to receive bit 7 of a command/data byte (see Fig.13).

PCD8544

48×84 pixels matrix LCD controller/driver







| SCE | |
|------|------------------------------------------------------------------------------------------------------------|
| RES | |
| D/C | |
| SCLK | |
| SDIN | DB7 DB6 DB5 DB4 DB3 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 DB7 DB6 DB5 DB4 MGL633 |
| | |
| | Fig.13 Serial bus reset function (\overline{RES}). |

PCD8544

| Table 1 | Instruction set |
|---------|-----------------|
| | |

| | | COMMAND BYTE | | | | | | DESCRIPTION | | | |
|---------------------|-----|----------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------------------------|--|
| INSTRUCTION | DIC | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 | DESCRIPTION | |
| (H = 0 or 1) | | | | | | | | | | | |
| NOP | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | no operation | |
| Function set | 0 | 0 | 0 | 1 | 0 | 0 | PD | V | Н | power down control; entry | |
| | | | | | | | | | | mode; extended instruction set | |
| | | | | | | | | | | control (H) | |
| Write data | 1 | D ₇ | D ₆ | D ₅ | D ₄ | D ₃ | D ₂ | D ₁ | D ₀ | writes data to display RAM | |
| (H = 0) | | | | | | | | | | | |
| Reserved | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Х | X | do not use | |
| Display control | 0 | 0 | 0 | 0 | 0 | 1 | D | 0 | E | sets display configuration | |
| Reserved | 0 | 0 | 0 | 0 | 1 | X | Х | Х | X | do not use | |
| Set Y address of | 0 | 0 | 1 | 0 | 0 | 0 | Y ₂ | Y ₁ | Y ₀ | sets Y-address of RAM; | |
| RAM | | | | | | | | | | $0 \le Y \le 5$ | |
| Set X address of | 0 | 1 | X ₆ | X ₅ | X ₄ | X ₃ | X ₂ | X ₁ | X ₀ | sets X-address part of RAM; | |
| RAM | | | | | | | | | | $0 \le X \le 83$ | |
| (H = 1) | | | | | | | | | | | |
| Reserved | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | do not use | |
| | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | X | do not use | |
| Temperature | 0 | 0 | 0 | 0 | 0 | 0 | 1 | TC ₁ | TC ₀ | set Temperature Coefficient | |
| control | | | | | | | | | | (TC _x) | |
| Reserved | 0 | 0 | 0 | 0 | 0 | 1 | Х | Х | X | do not use | |
| Bias system | 0 | 0 | 0 | 0 | 1 | 0 | BS ₂ | BS ₁ | BS ₀ | set Bias System (BS _x) | |
| Reserved | 0 | 0 | 1 | Х | Х | X | Х | Х | X | do not use | |
| Set V _{OP} | 0 | 1 | V _{OP6} | V _{OP5} | V _{OP4} | V _{OP3} | V _{OP2} | V _{OP1} | V _{OP0} | write V _{OP} to register | |

 Table 2
 Explanations of symbols in Table 1

| BIT | 0 | 1 |
|-------------------------------------|--------------------------------------------|------------------------------|
| PD | chip is active | chip is in Power-down mode |
| V | horizontal addressing | vertical addressing |
| Н | use basic instruction set | use extended instruction set |
| D and E | | |
| 00 | display blank | |
| 10 | normal mode | |
| 01 | all display segments on | |
| 11 | inverse video mode | |
| TC ₁ and TC ₀ | | |
| 00 | V _{LCD} temperature coefficient 0 | |
| 01 | V _{LCD} temperature coefficient 1 | |
| 10 | V _{LCD} temperature coefficient 2 | |
| 11 | V _{LCD} temperature coefficient 3 | |

PCD8544

8.1 Initialization

Immediately following power-on, the contents of all internal registers and of the RAM are undefined. A **RES** pulse **must be applied**. Attention should be paid to the possibility that the **device may be damaged** if not properly reset.

All internal registers are reset by applying an external $\overline{\text{RES}}$ pulse (active LOW) at pad 31, within the specified time. However, the RAM contents are still undefined. The state after reset is described in Section 8.2.

The $\overline{\text{RES}}$ input must be ${\leq}0.3V_{DD}$ when V_{DD} reaches V_{DDmin} (or higher) within a maximum time of 100 ms after V_{DD} goes HIGH (see Fig.16).

8.2 Reset function

After reset, the LCD driver has the following state:

- Power-down mode (bit PD = 1)
- Horizontal addressing (bit V = 0) normal instruction set (bit H = 0)
- Display blank (bit E = D = 0)
- Address counter X_6 to $X_0 = 0$; Y_2 to $Y_0 = 0$
- Temperature control mode (TC₁ TC₀ = 0)
- Bias system (BS₂ to BS₀ = 0)
- V_{LCD} is equal to 0, the HV generator is switched off (V_{OP6} to V_{OP0} = 0)
- After power-on, the RAM contents are undefined.

8.3 Function set

8.3.1 BIT PD

- All LCD outputs at V_{SS} (display off)
- Bias generator and V_{LCD} generator off, V_{LCD} can be disconnected
- Oscillator off (external clock possible)
- Serial bus, command, etc. function
- Before entering Power-down mode, the RAM needs to be filled with '0's to ensure the specified current consumption.

8.3.2 BIT V

When V = 0, the horizontal addressing is selected. The data is written into the DDRAM as shown in Fig.6. When V = 1, the vertical addressing is selected. The data is written into the DDRAM, as shown in Fig.5.

8.3.3 BIT H

When H = 0 the commands 'display control', 'set Y address' and 'set X address' can be performed; when H = 1, the others can be executed. The 'write data' and 'function set' commands can be executed in both cases.

8.4 Display control

8.4.1 BITS D AND E

Bits D and E select the display mode (see Table 2).

8.5 Set Y address of RAM

Y_n defines the Y vector addressing of the display RAM.

| Table 3 | Y vector | addressing |
|---------|----------|------------|
|---------|----------|------------|

| Y ₂ | Y ₁ | Y ₀ | BANK |
|----------------|----------------|----------------|------|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 2 |
| 0 | 1 | 1 | 3 |
| 1 | 0 | 0 | 4 |
| 1 | 0 | 1 | 5 |

8.6 Set X address of RAM

The X address points to the columns. The range of X is 0 to 83 (53H).

8.7 Temperature control

The temperature coefficient of V_{LCD} is selected by bits TC_1 and $TC_0.$

8.8 Bias value

The bias voltage levels are set in the ratio of R - R - nR - R, giving a 1/(n + 4) bias system. Different multiplex rates require different factors n (see Table 4). This is programmed by BS₂ to BS₀. For Mux 1 : 48, the optimum bias value n, resulting in 1/8 bias, is given by:

$$n = \sqrt{48} - 3 = 3.928 = 4 \tag{1}$$

Philips Semiconductors

 48×84 pixels matrix LCD controller/driver

| BS ₂ | BS ₁ | BS ₀ | n | RECOMMENDED MUX RATE |
|-----------------|-----------------|-----------------|---|-------------------------|
| 0 | 0 | 0 | 7 | 1 : 100 |
| 0 | 0 | 1 | 6 | 1 : 80 |
| 0 | 1 | 0 | 5 | 1 : 65/1 : 65 |
| 0 | 1 | 1 | 4 | 1 : 48 |
| 1 | 0 | 0 | 3 | 1 : 40/1 : 34 |
| 1 | 0 | 1 | 2 | 1 : 24 |
| 1 | 1 | 0 | 1 | 1 : 18/1 : 16 |
| 1 | 1 | 1 | 0 | 1 : 10/1 : 9/1 : 8 |

Table 5 LCD bias voltage

| | 5 | |
|--------|------------------|---------------------------------------------------|
| SYMBOL | BIAS VOLTAGES | BIAS VOLTAGE FOR ¹ / ₈ BIAS |
| V1 | V _{LCD} | V _{LCD} |
| V2 | (n + 3)/(n + 4) | $7_{/8} \times V_{LCD}$ |
| V3 | (n + 2)/(n + 4) | $6_{\%} \times V_{LCD}$ |
| V4 | 2/(n + 4) | 2 / $_{8}$ × V _{LCD} |
| V5 | 1/(n + 4) | $1_{8} \times V_{LCD}$ |
| V6 | V _{SS} | V _{SS} |

8.9 Set V_{OP} value

The operation voltage V_{LCD} can be set by software. The values are dependent on the liquid crystal selected. V_{LCD} = a + (V_{OP6} to V_{OP0}) × b [V]. In the PCD8544, a = 3.06 and b = 0.06 giving a program range of 3.00 to 10.68 at room temperature.

Note that the charge pump is turned off if V_{OP6} to V_{OP0} is set to zero.

For Mux 1 : 48, the optimum operation voltage of the liquid can be calculated as:

$$V_{LCD} = \frac{1 + \sqrt{48}}{\sqrt{2 \cdot \left(1 - \frac{1}{\sqrt{48}}\right)}} \cdot V_{th} = 6.06 \cdot V_{th}$$
 (2)

where V_{th} is the threshold voltage of the liquid crystal material used.

Caution, as V_{OP} increases with lower temperatures, care must be taken not to set a V_{OP} that will exceed the maximum of 8.5 V when operating at –25 $^\circ\text{C}.$



PCD8544

9 LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134); see notes 1 and 2.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | MAX. | UNIT |
|---------------------------------|--------------------------------|------------|------|-----------------------|------|
| V _{DD} | supply voltage | note 3 | -0.5 | +7 | V |
| V _{LCD} | supply voltage LCD | note 4 | -0.5 | +10 | V |
| Vi | all input voltages | | -0.5 | V _{DD} + 0.5 | V |
| I _{SS} | ground supply current | | -50 | +50 | mA |
| I _I , I _O | DC input or output current | | -10 | +10 | mA |
| P _{tot} | total power dissipation | | _ | 300 | mW |
| Po | power dissipation per output | | — | 30 | mW |
| T _{amb} | operating ambient temperature | | -25 | +70 | °C |
| Tj | operating junction temperature | | -65 | +150 | °C |
| T _{stg} | storage temperature | | -65 | +150 | °C |

Notes

1. Stresses above those listed under limiting values may cause permanent damage to the device.

- Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.
- With external LCD supply voltage externally supplied (voltage generator disabled). V_{DDmax} = 5 V if LCD supply voltage is internally generated (voltage generator enabled).
- When setting V_{LCD} by software, take care not to set a V_{OP} that will exceed the maximum of 8.5 V when operating at -25 °C, see Caution in Section 8.9.

10 HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling MOS devices (see "Handling MOS devices").

PCD8544

11 DC CHARACTERISTICS

 V_{DD} = 2.7 to 3.3 V; V_{SS} = 0 V; V_{LCD} = 6.0 to 9.0 V; T_{amb} = –25 to +70 °C; unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|------------------------|-----------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------|------|--------------------|------|
| V _{DD1} | supply voltage 1 | LCD voltage externally supplied (voltage generator disabled) | 2.7 | - | 3.3 | V |
| V _{DD2} | supply voltage 2 | LCD voltage internally generated (voltage generator enabled) | 2.7 | - | 3.3 | V |
| V _{LCD1} | LCD supply voltage | LCD voltage externally supplied (voltage generator disabled) | 6.0 | - | 9.0 | V |
| V _{LCD2} | LCD supply voltage | LCD voltage internally generated (voltage generator enabled); note 1 | 6.0 | _ | 8.5 | V |
| I _{DD1} | supply current 1 (normal mode) for internal V _{LCD} | | _ | 240 | 300 | μA |
| I _{DD2} | supply current 2 (normal mode) for internal V _{LCD} | | _ | - | 320 | μA |
| I _{DD3} | supply current 3 (Power-down mode) | with internal or external LCD supply voltage; note 3 | _ | 1.5 | - | μA |
| I _{DD4} | supply current external V _{LCD} | $V_{DD} = 2.85 \text{ V}; V_{LCD} = 9.0 \text{ V};$ f _{SCLK} = 0; notes 2 and 4 | _ | 25 | _ | μA |
| I _{LCD} | supply current external V _{LCD} | $\begin{split} V_{DD} &= 2.7 \text{ V}; \ V_{LCD} = 7.0 \text{ V}; \\ f_{SCLK} &= 0; \ T = 25 \ ^{\circ}\text{C}; \\ \text{display load} &= 10 \ \mu\text{A}; \\ \text{notes } 2 \text{ and } 4 \end{split}$ | _ | 42 | - | μΑ |
| Logic | | | | | | |
| V _{IL} | LOW level input voltage | | V _{SS} | _ | 0.3V _{DD} | V |
| VIH | HIGH level input voltage | | 0.7V _{DD} | _ | V _{DD} | V |
| IL | leakage current | $V_{I} = V_{DD} \text{ or } V_{SS}$ | -1 | - | +1 | μA |
| Column ar | nd row outputs | | | | | |
| R _{o(C)} | column output resistance C0 to C83 | | _ | 12 | 20 | kΩ |
| R _{o(R)} | row output resistance R0 to R47 | | - | 12 | 20 | kΩ |
| V _{bias(tol)} | bias voltage tolerance on C0 to C83 and R0 to R47 | | -100 | 0 | +100 | mV |

PCD8544

| | | CONDITIONS | BAINI | TVD | | LINUT | | | | | |
|------------------------------|-------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|------|------|-------|--|--|--|--|--|
| STMBOL | PARAMETER | CONDITIONS | WIIN. | TYP. | MAX. | UNIT | | | | | |
| LCD supply voltage generator | | | | | | | | | | | |
| V _{LCD} | V _{LCD} tolerance internally generated | $\label{eq:VDD} \begin{array}{l} V_{DD} = 2.85 \ \text{V}; \ \text{V}_{LCD} = 7.0 \ \text{V}; \\ f_{SCLK} = 0; \\ \text{display load} = 10 \ \mu\text{A}; \ \text{note 5} \end{array}$ | - | 0 | 300 | mV | | | | | |
| TC0 | V _{LCD} temperature coefficient 0 | $\label{eq:VDD} \begin{array}{l} V_{DD} = 2.85 \ \text{V}; \ \text{V}_{LCD} = 7.0 \ \text{V}; \\ f_{SCLK} = 0; \\ \text{display load} = 10 \ \mu\text{A} \end{array}$ | - | 1 | - | mV/K | | | | | |
| TC1 | V _{LCD} temperature coefficient 1 | $\label{eq:VDD} \begin{array}{l} V_{DD} = 2.85 \ \text{V}; \ \text{V}_{LCD} = 7.0 \ \text{V}; \\ f_{SCLK} = 0; \\ \text{display load} = 10 \ \mu\text{A} \end{array}$ | - | 9 | _ | mV/K | | | | | |
| TC2 | V _{LCD} temperature coefficient 2 | $\label{eq:VDD} \begin{array}{l} V_{DD} = 2.85 \ \text{V}; \ \text{V}_{LCD} = 7.0 \ \text{V}; \\ f_{SCLK} = 0; \\ \text{display load} = 10 \ \mu\text{A} \end{array}$ | - | 17 | _ | mV/K | | | | | |
| TC3 | V _{LCD} temperature coefficient 3 | $\label{eq:VDD} \begin{array}{l} V_{DD} = 2.85 \ \text{V}; \ \text{V}_{LCD} = 7.0 \ \text{V}; \\ f_{SCLK} = 0; \\ \text{display load} = 10 \ \mu\text{A} \end{array}$ | _ | 24 | _ | mV/K | | | | | |

Notes

- 1. The maximum possible V_{LCD} voltage that may be generated is dependent on voltage, temperature and (display) load.
- 2. Internal clock.
- 3. RAM contents equal '0'. During power-down, all static currents are switched off.
- 4. If external V_{LCD} , the display load current is not transmitted to I_{DD} .
- 5. Tolerance depends on the temperature (typically zero at 27 °C, maximum tolerance values are measured at the temperate range limit).

PCD8544

12 AC CHARACTERISTICS

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|-----------------------|------------------------------|----------------------------------------------|------------------|------|------|------|
| fosc | oscillator frequency | | 20 | 34 | 65 | kHz |
| f _{clk(ext)} | external clock frequency | | 10 | 32 | 100 | kHz |
| f _{frame} | frame frequency | f_{OSC} or $f_{clk(ext)} = 32$ kHz; note 1 | - | 67 | - | Hz |
| t _{VHRL} | V _{DD} to RES LOW | Fig.16 | 0 ⁽²⁾ | _ | 30 | ms |
| t _{WL(RES)} | RES LOW pulse width | Fig.16 | 100 | _ | _ | ns |
| Serial bus t | iming characteristics | | | | | |
| f _{SCLK} | clock frequency | V _{DD} = 3.0 V ±10% | 0 | - | 4.00 | MHz |
| T _{cy} | clock cycle SCLK | All signal timing is based on | 250 | - | - | ns |
| t _{WH1} | SCLK pulse width HIGH | 20% to 80% of V _{DD} and | 100 | - | - | ns |
| t _{WL1} | SCLK pulse width LOW | maximum rise and fail times of | 100 | - | - | ns |
| t _{su2} | SCE set-up time | | 60 | - | - | ns |
| t _{h2} | SCE hold time | | 100 | - | - | ns |
| t _{WH2} | SCE min. HIGH time | | 100 | - | - | ns |
| t _{h5} | SCE start hold time; note 3 | | 100 | - | - | ns |
| t _{su3} | D/\overline{C} set-up time | | 100 | - | - | ns |
| t _{h3} | D/\overline{C} hold time | | 100 | - | _ | ns |
| t _{su4} | SDIN set-up time | | 100 | _ | _ | ns |
| t _{h4} | SDIN hold time | | 100 | - | - | ns |

Notes

1.
$$T_{\text{frame}} = \frac{t_{\text{clk}(\text{ext})}}{480}$$

- 2. $\overline{\text{RES}}$ may be LOW before V_{DD} goes HIGH.
- 3. t_{h5} is the time from the previous SCLK positive edge (irrespective of the state of \overline{SCE}) to the negative edge of \overline{SCE} (see Fig.15).

12.1 Serial interface



12.2 Reset



PCD8544

13 APPLICATION INFORMATION

Table 6 Programming example

| OTED | SERIAL BUS BYTE | | | | | | | | | | |
|------|-----------------|-----|-----|-----|-----|-----|-----|-----|-----|----------|------------------------------------------------------------------------------------------|
| SIEF | D/C | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 | DISI ERI | OPERATION |
| 1 | start | | | | | | | | | | SCE is going LOW |
| 2 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | | function set PD = 0 and $V = 0$, select extended instruction set (H = 1 mode) |
| 3 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | | set V _{OP} ; V _{OP} is set to a +16 × b [V] |
| 4 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | | function set PD = 0 and $V = 0$, select normal instruction set (H = 0 mode) |
| 5 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | | display control set normal mode (D = 1 and E = 0) |
| 6 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | MGL673 | data write Y and X are initialized to 0 by default, so they are not set here |
| 7 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | MGL674 | data write |
| 8 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | MGL675 | data write |
| 9 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | MGL675 | data write |
| 10 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | MGL676 | data write |

PCD8544

| отгр | SERIAL BUS BYTE | | | | | | | | | | | |
|------|-----------------|-----|-----|-----|-----|-----|-----|-----|-----|---------|-----------------------------------------------------------------|--|
| SIEP | D/C | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 | DISPLAT | OPERATION | |
| 11 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | MGL677 | data write | |
| 12 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | MGL678 | data write | |
| 13 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | MGL679 | display control; set inverse video mode (D = 1 and E = 1) | |
| 14 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | MGL679 | set X address of RAM; set address to '0000000' | |
| 15 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | MGL680 | data write | |

The pinning is optimized for single plane wiring e.g. for chip-on-glass display modules. Display size: 48 × 84 pixels.



The required minimum value for the external capacitors is: C_{ext} = 1.0 $\mu F.$

Higher capacitor values are recommended for ripple reduction.

14 BONDING PAD LOCATIONS

14.1 Bonding pad information (see Fig.18)

| PARAMETER | SIZE |
|---------------------|--------------------------------------|
| Pad pitch | min. 100 μm |
| Pad size, aluminium | $80	imes100\ \mu\text{m}$ |
| Bump dimensions | $59	imes 89	imes 17.5~(\pm 5)~\mu m$ |
| Wafer thickness | max. 380 μm |

PCD8544

48×84 pixels matrix LCD controller/driver

