



XAPP476 (v1.0) July 10, 2003

## Using BSDL Files for Spartan-3 FPGAs

### Summary

BSDL (Boundary Scan Description Language) files are provided for every part and package combination of IEEE 1149.1 (JTAG) compatible devices produced by Xilinx, including all the Spartan-3 FPGAs. Third-party boundary scan tools use these files to generate test vectors and perform the tests. Xilinx programming software also uses BSDL files when configuring devices through Boundary Scan.

### Boundary Scan Overview

Boundary Scan testing is used to identify faulty board-level connections, such as unconnected or shorted pins. Boundary Scan tests allow designers to quickly identify manufacturing or layout problems, which otherwise could be nearly impossible to isolate, especially with high-count ball-grid packages. More recently, PLD vendors such as Xilinx have made use of boundary scan as a convenient way of configuring devices, including the Spartan-3 FPGA family.

### IEEE Standards

JTAG (Joint Test Action Group) is the commonly used name for IEEE standard 1149.1, which defines a method for Boundary Scan. JTAG compliant devices have dedicated hardware that comprises a state machine and several registers to allow boundary scan operations. This dedicated hardware interprets instructions and data provided by four dedicated signals: TDI (Test Data In), TDO (Test Data Out), TMS (Test Mode Select), and TCK (Test Clock). The JTAG hardware interprets instructions and data on the TDI and TMS signals, and drives data out on the TDO signal. The TCK signal is used to clock the process.

IEEE 1532 is a superset of the IEEE 1149.1 JTAG standard. IEEE 1532 provides additional flexibility for configuring programmable logic devices. IEEE Std 1532 enables designers to concurrently program multiple devices, minimize programming times with enhanced silicon features, and produce robust systems that are more easily maintained. This standard defines the three additional items required to configure in-system programmable logic devices:

- Device architectural components for configuration
- Algorithm description framework
- Configuration data file

General information on the IEEE 1532 JTAG standard is available on the Xilinx website at [http://www.xilinx.com/xlnx/xil\\_prodcat\\_product.jsp?title=isp\\_standards\\_specs#1532](http://www.xilinx.com/xlnx/xil_prodcat_product.jsp?title=isp_standards_specs#1532).

### Boundary Scan Tools

Boundary Scan testing requires specialized test equipment and software. The Boundary Scan test software is used to generate test vectors, which are typically delivered to the boundary scan chain using a test pod connected to a PC.

To develop vectors for boundary scan testing, the test software must be provided with information about the scan chain:

1. The composition of the scan chain - how many devices, what type, and so forth.

© 2003 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and further disclaimers are as listed at <http://www.xilinx.com/legal.htm>. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

NOTICE OF DISCLAIMER: Xilinx is providing this design, code, or information "as is." By providing the design, code, or information as one possible implementation of this feature, application, or standard, Xilinx makes no representation that this implementation is free from any claims of infringement. You are responsible for obtaining any rights you may require for your implementation. Xilinx expressly disclaims any warranty whatsoever with respect to the adequacy of the implementation, including but not limited to any warranties or representations that this implementation is free from claims of infringement and any implied warranties of merchantability or fitness for a particular purpose.

The chain composition can be either specified by the user or automatically detected by the boundary scan software.

2. The Boundary Scan architecture of each device - the Instruction Register length, opcodes, number of I/Os, and how each of those I/Os behaves.

The Boundary Scan architecture of each device is defined in a Boundary Scan Description Language (BSDL) file.

3. How the device I/Os are connected to each other.

This information typically is extracted from a board-level netlist.

## BSDL Files

Any manufacturer of a JTAG-compliant device must provide a BSDL file for that device. The BSDL file contains information on the function of each of the pins on the device - which are used as I/Os, which are power or ground, and so forth. All Xilinx BSDL files have file extensions of `.bsd`.

BSDL files for Xilinx devices are available in the development system and on the Xilinx website at [http://www.xilinx.com/support/sw\\_bsd.htm](http://www.xilinx.com/support/sw_bsd.htm). BSDL files for other manufacturers typically can be found on the manufacturer's website.

Prototype files for the IEEE 1532 extension to the BSDL files are also available for Xilinx products. They are included in the development system and are available at <http://www.xilinx.com/isp/1532download.htm>.

IEEE 1149.1 BSDL files appear as: `<device_name>.bsd`

For example: `xc3s50_pq208.bsd`

IEEE 1532 BSDL files appear as: `<device_name>_1532.bsd`

For example: `xc3s50_pq208_1532.bsd`

Note that prototype IEEE Std 1532 BSDL files should not be used in place of or alongside 1149.1 BSDL files.

### BSDL File Composition

BSDL files describe the Boundary Scan architecture of a JTAG-compliant device, and are written in VHDL. There are eight main parts of a BSDL file:

1. Entity Declaration

The entity declaration is a VHDL construct used to identify the name of the device that is described by the BSDL file.

Example (from the `xc3s50_pq208.bsd` file):

```
entity XC3S50_PQ208 is
```

2. Generic Parameter

The Generic parameter specifies which package the BSDL file describes.

Example (from the `xc3s50_pq208.bsd` file):

```
generic (PHYSICAL_PIN_MAP : string := "PQ208" );
```

3. Logical Port Description

The Logical Port Description lists all of the pads on a device, and states whether that pin is an input (`in bit;`), output (`out bit;`), bidirectional (`inout bit;`) or unavailable for boundary scan (`linkage bit;`).

Example (from the xc3s50\_pq208 .bsd file):

```
port (
  GND: linkage bit_vector (1 to 28);
  CCLK_P104: inout bit;
  DONE_P103: inout bit;
  HSWAP_EN_P206: in bit;
  M0_P55: in bit;
  M1_P54: in bit;
  M2_P56: in bit;
  PROG_B: in bit;
  TCK: in bit;
  TDI: in bit;
  TDO: out bit;
  TMS: in bit;
  VCCAUX: linkage bit_vector (1 to 8);
  VCCINT: linkage bit_vector (1 to 4);
  VCCO0: linkage bit_vector (1 to 2);
  IO_P2: inout bit; -- PAD124
  IO_P3: inout bit; -- PAD123
```

#### 4. Package Pin Mapping

The Package Pin Mapping shows how the pads on the device die are wired to the pins on the device package.

Example (from the xc3s50\_pq208 .bsd file):

```
constant PQ208: PIN_MAP_STRING:=
  "GND:(P1,P8,P14,P25,P30,P41,P47,P53,P59,P66," &
    "P75,P82,P91,P99,P105,P112,P118,P129,P134,P145," &
    "P151,P157,P163,P170,P179,P186,P195,P202)," &
  "CCLK_P104:P104," &
  "DONE_P103:P103," &
  "HSWAP_EN_P206:P206," &
  "M0_P55:P55," &
  "M1_P54:P54," &
  "M2_P56:P56," &
  "PROG_B:P207," &
  "TCK:P159," &
  "TDI:P208," &
  "TDO:P158," &
  "TMS:P160," &
  "VCCAUX:(P17,P38,P69,P89,P121,P142,P173,P193)," &
  "VCCINT:(P70,P88,P174,P192)," &
  "VCCO0:(P188,P201)," &
  "IO_P2:P2," &
  "IO_P3:P3," &
```

#### 5. use statements

The use statement calls VHDL packages that contain attributes, types, constants, and others that are referenced in the BSDL File.

Example (from the xc3s50\_pq208 .bsd file):

```
use STD_1149_1_1994.all;
```

#### 6. Scan Port Identification

The Scan Port Identification identifies the JTAG pins: TDI, TDO, TMS, TCK, and TRST (if used). TRST is an optional JTAG pin that is not used by Xilinx devices.

Example (from the `xc3s50_pq208.bsd` file):

```
attribute TAP_SCAN_IN    of TDI : signal is true;
attribute TAP_SCAN_MODE of TMS : signal is true;
attribute TAP_SCAN_OUT  of TDO : signal is true;
attribute TAP_SCAN_CLOCK of TCK : signal is (33.0e6, BOTH);
```

## 7. TAP description

The TAP description provides additional information on the device's JTAG logic. Some of this information includes the Instruction Register length, Instruction Opcodes, and device IDCODE. These characteristics are device specific, and may vary widely from device to device.

Examples (from the `xc3s50_pq208.bsd` file):

```
attribute COMPLIANCE_PATTERNS of XC3S50_PQ208 : entity is
    "(PROG_B) (1)";
attribute INSTRUCTION_LENGTH of XC3S50_PQ208 : entity is 6;
attribute INSTRUCTION_OPCODE of XC3S50_PQ208 : entity is
    "EXTEST    (000000)," &
attribute INSTRUCTION_CAPTURE of XC3S50_PQ208 : entity is
    "XXXX01";
attribute IDCODE_REGISTER of XC3S50_PQ208 : entity is
    "XXXX" &    -- version
    "0001010" & -- family
    "000001100" & -- array size
    "00001001001" & -- manufacturer
    "1";        -- required by 1149.1
```

## 8. Boundary Register description

The Boundary Register description gives the structure of the Boundary Scan cells on the device. Each pin on a device may have up to three Boundary Scan cells, each cell consisting of a register and a latch. Boundary Scan test vectors are loaded into or scanned from these registers.

Example (from the `xc3s50_pq208.bsd` file):

```
attribute BOUNDARY_REGISTER of XC3S50_PQ208 : entity is
    " 0 (BC_2, *, controlr, 1)," &
    " 1 (BC_2, IO_P161, output3, X, 0, 1, PULL0)," & -- PAD30
    " 2 (BC_2, IO_P161, input, X)," & -- PAD30
```

## BSDL File Verification

Xilinx verification of the supplied BSDL files has two levels. Preliminary files are generated using an automated, Xilinx-standard, BSDL generation process. The process is script-based and extracts information directly from the device design files, which fully describe the architecture and pinout. The quality of "Preliminary" BSDL files is very high, and the syntax is always tested. Files marked "Final" have undergone all the tests for syntax and hardware verification. To guarantee that the BSDL files exactly describe the operation of each pin, Xilinx uses an independent third-party boundary-scan tool vendor — Intellitech — to verify the actual silicon against the BSDL.

Xilinx BSDL files are checked for 1149.1 compliance with the Intellitech Eclipse product using 'strict' BSDL syntax checking. Every semantic check described in the IEEE 1149.1b-1994 (the standard for BSDL syntax) is performed using strict parsing. Test patterns then are generated from the BSDL file that include unique tests for every I/O pin. Each Xilinx device/package combination is tested on the Intellitech RCT (Reduced Contact Tester). The test patterns include verification of Test-Logic-Reset and TAP controller operation, BYPASS/IDCODE/USERCODE instructions and registers, and pin mapping of the boundary register to every input/output/bidir/clock pin and control cell. Finally, each device is tested for

1149.1 compliance after the device is programmed by downloading a design and using the RCT tester to verify post configuration compliance.

## Using BSDLAnno for Post-Configuration Boundary Scan Behavior

Whenever possible, boundary scan tests should be performed on an unconfigured Spartan-3 device. Unconfigured devices allow for better test coverage, since all I/Os are available for bidirectional scan vectors. Boundary Scan tests should be performed after configuration when configuration cannot be prevented and when differential signaling standards are used. If the differential signals are located between Xilinx devices, both devices can be tested pre-configuration. Each side of the differential pair will behave as a single-ended signal.

The BSDL files provided by Xilinx reflect the Boundary Scan behavior of an unconfigured device. After configuration, the boundary scan behavior of a device changes. I/O pins that were bidirectional before configuration may now be input-only, output-only, bidirectional, or unavailable. Boundary Scan test vectors typically are derived from BSDL files, so if boundary scan tests are going to be performed on a configured Xilinx device, the BSDL file must be modified to reflect the device's configured Boundary Scan behavior.

The boundary scan architecture changes after the device is configured because the boundary scan registers sit behind the I/O buffer and sense amplifier. The hardware is arranged in this way so that the boundary scan logic operates at the I/O standard specified by the design. This allows boundary scan testing across the entire range of available I/O standards.

Because certain connections between the boundary scan registers and pad may change, the boundary scan architecture is effectively changed when the device is configured. These changes often need to be communicated to the boundary scan tester through a post-configuration BSDL file. If the changes to the boundary scan architecture are not reflected in the BSDL file, boundary scan tests may fail.

Xilinx offers the BSDLAnno utility to automatically modify the BSDL file for post-configuration testing. BSDLAnno obtains the necessary design information from the routed .ncd file and generates a BSDL file that reflects the post-configuration boundary scan architecture of the device.

Use the following syntax to generate a post-configuration BSDL file with BSDLAnno:

```
bsdlanno [options] infile[.ncd] outfile[.bsd]
```

The `infile` is the routed (post-PAR) NCD design source file for the specified design. The `outfile[.bsd]` is the destination for the design-specific BSDL file. The `.bsd` extension is optional. For more details on BSDLAnno, see Answer 15346 at [http://www.xilinx.com/xlnx/xil\\_ans\\_display.jsp?i&getPagePath=15346](http://www.xilinx.com/xlnx/xil_ans_display.jsp?i&getPagePath=15346).

## Software Support

Xilinx offers several tools for generating device files and for device programming. Boundary Scan test functionality is available from several third-party vendors, as noted under Configuration Solutions on [www.xilinx.com](http://www.xilinx.com).

### iMPACT

iMPACT is a full featured software tool used for configuration and programming of all Xilinx FPGAs, CPLDs, and PROMs. It features a series of "wizard" dialogs that easily guide the user through the every step of the configuration process. iMPACT supports a host of output file types including SVF. iMPACT configuration software enables users to easily configure all Xilinx FPGAs using three different modes; slave serial, SelectMAP (Slave Parallel), and JTAG IEEE 1149.1. iMPACT supports the Parallel Cable IV and MultiPRO cables.

iMPACT features a special function in the JTAG mode to test both the operation of the cable and the robustness of the JTAG chain. The user can test chain operation by instructing iMPACT to write to and read back from the user code location multiple thousands of times. It then counts

the number of errors that occur in this operation. This gives the user the opportunity to evaluate the relative robustness of the JTAG chain and the susceptibility to noise and other influences like board layout.

### SVF Files

Serial Vector Format (SVF) is an industry-standard file format that is used to describe JTAG chain operations in a compact, portable fashion. SVF files capture all of the device specific programming information within the SVF instructions. SVF files are useful because intricate knowledge of the device is not needed. The capability to create SVF files is included in the iMPACT tool. See the *iMPACT User Guide* for more details.

### J Drive Engine for IEEE 1532 Programming

Xilinx has developed and introduced the world's first IEEE Std 1532 Programming Engine: J Drive™ Engine. Using this engine and a simple cable connected to the parallel port of any PC, users can easily configure Xilinx IEEE Std 1532 compatible PLDs. The designer provides J Drive Engine with the data and 1532 BSDL files for the device(s) to be programmed using a command line interface to configure the PLDs in the JTAG chain. For more information, see [http://www.xilinx.com/xlnx/xil\\_prodcat\\_systemsolution.jsp?title=isp\\_jdrivemain\\_page](http://www.xilinx.com/xlnx/xil_prodcat_systemsolution.jsp?title=isp_jdrivemain_page).

### Using the BSCAN\_SPARTAN3 Macro

BSCAN\_SPARTAN3 provides access to the BSCAN sites on a Spartan-3 device. It is used to create internal boundary scan chains. The four-pin JTAG interface (TDI, TDO, TCK, and TMS) contains dedicated pins in Spartan-3 FPGAs. To use normal JTAG for boundary scan purposes, just hook up the JTAG pins to the port and go. The pins on the BSCAN\_SPARTAN3 symbol do not need to be connected unless those special functions are needed to drive an internal scan chain.

Spartan-3 FPGAs provide hooks for two user-definable scan chains through the USER1 and USER2 instructions. These instructions may be used to provide access to the user design through the JTAG interface. To take advantage of the optional USER1 and USER2 instructions, the designer must instantiate the BSCAN\_SPARTAN3 macro in the source code, and wire it to the user-defined scan chain.

---

## Revision History

The following table shows the revision history for this document.

Date	Version	Revision
07/10/03	1.0	Initial Xilinx release.