



Dual N-Channel 30 V (D-S) MOSFET

PRODUCT SUMMARY				
V _{DS} (V)	$R_{DS(on)}\left(\Omega\right)$	I _D (A)		
30	$0.022 \text{ at V}_{GS} = 10 \text{ V}$	7.5		
	$0.030 \text{ at V}_{GS} = 4.5 \text{ V}$	6.5		


FEATURES

- Halogen-free According to IEC 61249-2-21 Definition
- TrenchFET[®] Power MOSFET
- PWM Optimized
- 100 % R_g Tested
- Compliant to RoHS Directive 2002/95/EC




APPLICATIONS

• Symmetrical Buck-Boost DC/DC Converter



Ordering Information: Si4804BDY-T1-E3 (Lead (Pb)-free)

Si4804BDY-T1-GE3 (Lead (Pb)-free and Halogen-free)



N-Channel MOSFET

N-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS T _A = 25 °C, unless otherwise noted					
Parameter	Symbol	10 s	Steady State	Unit	
Drain-Source Voltage		V _{DS}	30		V
Gate-Source Voltage		V _{GS}	± 20		V
Continuous Drain Current /T 150 °C\a	T _A = 25 °C	I_	7.5	5.7	
Continuous Drain Current (T _J = 150 °C) ^a	T _A = 70 °C	- I _D	6.0	4.6	
Pulsed Drain Current		I _{DM}	30		Α
Continuous Source Current (Diode Conduction) ^a		I _S	1.7	0.9	
Single Pulse Avalanche Current	L = 0.1 mH	I _{AS} 10		0]
Single Pulse Avalanche Energy		E _{AS}	5		mJ
Mariana Dania Birahada	T _A = 25 °C	P _D	2.0 1.1		W
Maximum Power Dissipation ^a	T _A = 70 °C	' D	1.3	0.7]
Operating Junction and Storage Temperature Range	T _J , T _{stg}	- 55 to 150		°C	

THERMAL RESISTANCE RATINGS					
			Limits		
Parameter		Symbol	Тур.	Max.	Unit
Maximum Junction-to-Ambient ^a	t ≤ 10 s	R _{thJA}	52	62.5	
Maximum Junction-to-Ambient ²	Steady State	' 'thJA	93	110	°C/W
Maximum Junction-to-Foot (Drain)	Steady State	R _{thJF}	35	40	

Notes:

a. Surface Mounted on 1" x 1" FR4 board.

Si4804BDY

Vishay Siliconix



MOSFET SPECIFICATIONS T _J = 25 °C, unless otherwise noted							
Parameter	Symbol	Test Conditions	Min.	Typ. ^a	Max.	Unit	
Static							
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	0.8		3.0	V	
Gate-Body Leakage	I _{GSS}	$V_{DS} = 0 V, V_{GS} = \pm 20 V$			± 100	nA	
Zava Cata Valtaga Dvain Current	1	V _{DS} = 30 V, V _{GS} = 0 V			1		
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 85 ^{\circ}\text{C}$			15	μΑ	
On-State Drain Current ^b	I _{D(on)}	$V_{DS} = 5 \text{ V}, V_{GS} = 10 \text{ V}$	20			Α	
D : 0	В	V _{GS} = 10 V, I _D = 7.5 A		0.017 0.022	0		
Drain-Source On-State Resistance ^b	R _{DS(on)}	$V_{GS} = 4.5 \text{ V}, I_D = 6.5 \text{ A}$		0.024	0.030	Ω	
Forward Transconductance ^b	g _{fs}	V _{DS} = 15 V, I _D = 7.5 A		19		S	
Diode Forward Voltage ^b	V_{SD}	I _S = 1 A, V _{GS} = 0 V		0.75	1.2	V	
Dynamic ^a							
Total Gate Charge	Q_g			7	11		
Gate-Source Charge	Q_{gs}	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 7.5 \text{ A}$		2.9		nC	
Gate-Drain Charge	Q_{gd}			2.5			
Gate Resistance	R_{g}		0.5	1.5	2.6	Ω	
Turn-On Delay Time	t _{d(on)}			9	15		
Rise Time	t _r	V_{DD} = 15 V, R_L = 15 Ω		10	17		
Turn-Off Delay Time	t _{d(off)}	$I_D\cong$ 1 A, V_{GEN} = 10 V, R_g = 6 Ω		19	30	ns	
Fall Time	t _f			9	15		
Source-Drain Reverse Recovery Time	t _{rr}	I _F = 1.7 A, dI/dt = 100 A/μs		35	55		

Notes:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


a. Guaranteed by design, not subject to production testing.

b. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2 %.






TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Vishay Siliconix


VISHAY.

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted












On-Resistance vs. Gate-to-Source Voltage




Single Pulse Power, Junction-to-Ambient








TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Foot

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?72061.



SOIC (NARROW): 8-LEAD JEDEC Part Number: MS-012







	MILLIM	IETERS	INCHES			
DIM	Min	Max	Min	Max		
Α	1.35	1.75	0.053	0.069		
A ₁	0.10	0.20	0.004	0.008		
В	0.35	0.51	0.014	0.020		
С	0.19	0.25	0.0075	0.010		
D	4.80	5.00	0.189	0.196		
Е	3.80	4.00	0.150	0.157		
е	1.27	BSC	0.050	0.050 BSC		
Н	5.80	6.20	0.228	0.244		
h	0.25	0.50	0.010	0.020		
L	0.50	0.93	0.020	0.037		
q	0°	8°	0°	8°		
S	0.44	0.64	0.018	0.026		
FCN: C-06527-Bey I 11-Sen-06						

DWG: 5498

Document Number: 71192 www.vishay.com 11-Sep-06

Mounting LITTLE FOOT®, SO-8 Power MOSFETs

Wharton McDaniel

Surface-mounted LITTLE FOOT power MOSFETs use integrated circuit and small-signal packages which have been been modified to provide the heat transfer capabilities required by power devices. Leadframe materials and design, molding compounds, and die attach materials have been changed, while the footprint of the packages remains the same.

See Application Note 826, Recommended Minimum Pad Patterns With Outline Drawing Access for Vishay Siliconix MOSFETs, (http://www.vishay.com/ppg?72286), for the basis of the pad design for a LITTLE FOOT SO-8 power MOSFET. In converting this recommended minimum pad to the pad set for a power MOSFET, designers must make two connections: an electrical connection and a thermal connection, to draw heat away from the package.

In the case of the SO-8 package, the thermal connections are very simple. Pins 5, 6, 7, and 8 are the drain of the MOSFET for a single MOSFET package and are connected together. In a dual package, pins 5 and 6 are one drain, and pins 7 and 8 are the other drain. For a small-signal device or integrated circuit, typical connections would be made with traces that are 0.020 inches wide. Since the drain pins serve the additional function of providing the thermal connection to the package, this level of connection is inadequate. The total cross section of the copper may be adequate to carry the current required for the application, but it presents a large thermal impedance. Also, heat spreads in a circular fashion from the heat source. In this case the drain pins are the heat sources when looking at heat spread on the PC board.




Figure 1. Single MOSFET SO-8 Pad Pattern With Copper Spreading




Figure 2. Dual MOSFET SO-8 Pad Pattern With Copper Spreading

The minimum recommended pad patterns for the single-MOSFET SO-8 with copper spreading (Figure 1) and dual-MOSFET SO-8 with copper spreading (Figure 2) show the starting point for utilizing the board area available for the heat-spreading copper. To create this pattern, a plane of copper overlies the drain pins. The copper plane connects the drain pins electrically, but more importantly provides planar copper to draw heat from the drain leads and start the process of spreading the heat so it can be dissipated into the ambient air. These patterns use all the available area underneath the body for this purpose.

Since surface-mounted packages are small, and reflow soldering is the most common way in which these are affixed to the PC board, "thermal" connections from the planar copper to the pads have not been used. Even if additional planar copper area is used, there should be no problems in the soldering process. The actual solder connections are defined by the solder mask openings. By combining the basic footprint with the copper plane on the drain pins, the solder mask generation occurs automatically.

A final item to keep in mind is the width of the power traces. The absolute minimum power trace width must be determined by the amount of current it has to carry. For thermal reasons, this minimum width should be at least 0.020 inches. The use of wide traces connected to the drain plane provides a low impedance path for heat to move away from the device.

APPLICATION NOTE

Document Number: 70740 Revision: 18-Jun-07 www.vishay.com



RECOMMENDED MINIMUM PADS FOR SO-8



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index

Ш