




## N-Channel 30 V (D-S) MOSFET

PRODUCT SUMMARY						
V <sub>DS</sub> (V)	$R_{DS(on)}(\Omega)$	I <sub>D</sub> (A) <sup>a</sup>	Q <sub>g</sub> (Typ.)			
30	0.0094 at V <sub>GS</sub> = 10 V	16	14 nC			
30	0.0115 at V <sub>GS</sub> = 4.5 V	14	14110			



Ordering Information: Si4684DY-T1-E3 (Lead (Pb)-free)

Si4684DY-T1-GE3 (Lead (Pb)-free and Halogen-free)

### **FEATURES**


- Halogen-free According to IEC 61249-2-21 Definition
- Extremely Low  $Q_{gd}$  for Low Switching Losses TrenchFET $^{@}$  Power MOSFET
- 100 % R<sub>q</sub> Tested
- Compliant to RoHS Directive 2002/95/EC



COMPLIANT HALOGEN FREE

#### **APPLICATIONS**

- High-Side DC/DC Conversion
  - Notebook
  - Server



N-Channel MOSFET

<b>ABSOLUTE MAXIMUM RATINGS</b>	<b>S</b> (T <sub>A</sub> = 25 °C, unle	ss otherwise no	ted)		
Parameter	Symbol	Limit	Unit		
Drain-Source Voltage	V <sub>DS</sub>	30	V		
Gate-Source Voltage	V <sub>GS</sub>	± 12			
	T <sub>C</sub> = 25 °C		16		
Continuous Dusin Commant (T., 150 °C)	T <sub>C</sub> = 70 °C		12.9		
Continuous Drain Current (T <sub>J</sub> = 150 °C)	T <sub>A</sub> = 25 °C	I <sub>D</sub>	12 <sup>b, c</sup>		
	T <sub>A</sub> = 70 °C		9.5 <sup>b, c</sup>	_ ,	
Pulsed Drain Current	I <sub>DM</sub>	50	A		
Continuous Courses Brain Binds Coursest	T <sub>C</sub> = 25 °C		4.0		
Continuous Source-Drain Diode Current	T <sub>A</sub> = 25 °C	I <sub>S</sub>	2.3 <sup>b, c</sup>		
Single Pulse Avalanche Current	. 0.411	I <sub>AS</sub>	20		
Avalanche Energy	L = 0.1 mH	E <sub>AS</sub>	20	mJ	
	T <sub>C</sub> = 25 °C		4.45		
Maximum Davian Dissipation	T <sub>C</sub> = 70 °C	_	2.85	14/	
Maximum Power Dissipation	T <sub>A</sub> = 25 °C	P <sub>D</sub>	2.50 <sup>b, c</sup>	W	
	T <sub>A</sub> = 70 °C		1.6 <sup>b, c</sup>		
Operating Junction and Storage Temperature Ra	T <sub>J</sub> , T <sub>stg</sub>	- 55 to 150	°C		

THERMAL RESISTANCE RATINGS							
Parameter	Symbol	Typical	Maximum	Unit			
Maximum Junction-to-Ambient <sup>b, d</sup>	t ≤ 10 s	R <sub>thJA</sub>	36	50	°C/W		
Maximum Junction-to-Foot (Drain)	Steady State	R <sub>th IF</sub>	22	28	- C/VV		

#### Notes:

- a. Based on  $T_C$  = 25 °C.
- b. Surface mounted on 1" x 1" FR4 board.
- c. t = 10 s.
- d. Maximum under steady state conditions is 90 °C/W.

## Vishay Siliconix



Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Static							
Drain-Source Breakdown Voltage	V <sub>DS</sub>	$V_{GS} = 0 \text{ V, I}_{D} = 250 \mu\text{A}$	30			V	
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$	J 050A		30		m\//°C	
V <sub>GS(th)</sub> Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I <sub>D</sub> = 250 μA		4.5		mV/°C	
Cata Source Threshold Voltage		$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	0.6		1.5 V		
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}$ , $I_D = 5 \text{ mA}$		1.1			
Gate-Source Leakage	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 12 \text{ V}$			± 100	nA	
Zara Cata Valtaga Drain Current		$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$			1	—— иА	
Zero Gate Voltage Drain Current	IDSS	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$			10		
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	30			Α	
Drain-Source On-State Resistance <sup>a</sup>		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 16 A		0.0078	0.0094		
Diain-Source On-State nesistance	R <sub>DS(on)</sub>	$V_{GS} = 4.5 \text{ V}, I_D = 9.5 \text{ A}$		0.0092	0.0115	Ω	
Forward Transconductance <sup>a</sup>	9 <sub>fs</sub>	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 16 A		45		S	
Dynamic <sup>b</sup>							
Input Capacitance	C <sub>iss</sub>			2080		pF	
Output Capacitance	C <sub>oss</sub>	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		340			
Reverse Transfer Capacitance	C <sub>rss</sub>			135			
Total Gate Charge		$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_{D} = 11 \text{ A}$		30	45	nC	
Total Gate Charge	Qg			14	21		
Gate-Source Charge	$Q_{gs}$	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 11 \text{ A}$		3			
Gate-Drain Charge	$Q_{gd}$			2.8			
Gate Resistance	$R_{g}$	f = 1 MHz	0.2	0.55	0.9	Ω	
Turn-On Delay Time	t <sub>d(on)</sub>			15	25		
Rise Time	t <sub>r</sub>	$V_{DD} = 15 \text{ V}, R_{L} = 1.87 \Omega$		60	100		
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D \cong 8 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$		28	45		
Fall Time	t <sub>f</sub>			9	15	ns	
Turn-On Delay Time	t <sub>d(on)</sub>			12	20	113	
Rise Time	t <sub>r</sub>	$V_{DD} = 15 \text{ V}, R_{L} = 1.87 \Omega$		12	20		
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D \cong 8 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$		45	70		
Fall Time	t <sub>f</sub>			11	18		
<b>Drain-Source Body Diode Characterist</b>	ics						
Continuous Source-Drain Diode Current	I <sub>S</sub>	T <sub>C</sub> = 25 °C			4	Α	
Pulse Diode Forward Current <sup>a</sup>	I <sub>SM</sub>	SM			50		
Body Diode Voltage	$V_{SD}$	I <sub>S</sub> = 2.3 A		0.70	1.1	V	
Body Diode Reverse Recovery Time	t <sub>rr</sub>			30	45	ns	
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>	_ 0.5.4. dl/dt _ 100.4/vo.T.		26	40	nC	
Reverse Recovery Fall Time	t <sub>a</sub>	$I_F = 9.5 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$		16			
Reverse Recovery Rise Time	t <sub>b</sub>	1		14		ns	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


a. Pulse test; pulse width  $\leq$  300  $\mu s,$  duty cycle  $\leq$  2 %.

b. Guaranteed by design, not subject to production testing.







### TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



## Vishay Siliconix


### TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)







Source-Drain Diode Forward Voltage







Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Ambient








### TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)






Single Pulse Avalanche Capability

<sup>\*</sup> The power dissipation  $P_D$  is based on  $T_{J(max)} = 150$  °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.


## Vishay Siliconix



### TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



#### Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?73324">www.vishay.com/ppg?73324</a>.



SOIC (NARROW): 8-LEAD JEDEC Part Number: MS-012







	MILLIM	MILLIMETERS INCHES				
DIM	Min	Max	Min	Max		
Α	1.35	1.75	0.053	0.069		
A <sub>1</sub>	0.10	0.20	0.004	0.008		
В	0.35	0.51	0.014	0.020		
С	0.19	0.25	0.0075	0.010		
D	4.80	5.00	0.189	0.196		
Е	3.80	4.00	0.150	0.157		
е	1.27	BSC	0.050 BSC			
Н	5.80	6.20	0.228	0.244		
h	0.25	0.50	0.010	0.020		
L	0.50	0.93	0.020	0.037		
q	0°	8°	0°	8°		
S	0.44	0.64	0.018	0.026		
ECN: C-06527-Rev. I. 11-Sep-06						

DWG: 5498

Document Number: 71192 www.vishay.com 11-Sep-06

# Mounting LITTLE FOOT®, SO-8 Power MOSFETs

#### Wharton McDaniel

Surface-mounted LITTLE FOOT power MOSFETs use integrated circuit and small-signal packages which have been been modified to provide the heat transfer capabilities required by power devices. Leadframe materials and design, molding compounds, and die attach materials have been changed, while the footprint of the packages remains the same.

See Application Note 826, Recommended Minimum Pad Patterns With Outline Drawing Access for Vishay Siliconix MOSFETs, (http://www.vishay.com/ppg?72286), for the basis of the pad design for a LITTLE FOOT SO-8 power MOSFET. In converting this recommended minimum pad to the pad set for a power MOSFET, designers must make two connections: an electrical connection and a thermal connection, to draw heat away from the package.

In the case of the SO-8 package, the thermal connections are very simple. Pins 5, 6, 7, and 8 are the drain of the MOSFET for a single MOSFET package and are connected together. In a dual package, pins 5 and 6 are one drain, and pins 7 and 8 are the other drain. For a small-signal device or integrated circuit, typical connections would be made with traces that are 0.020 inches wide. Since the drain pins serve the additional function of providing the thermal connection to the package, this level of connection is inadequate. The total cross section of the copper may be adequate to carry the current required for the application, but it presents a large thermal impedance. Also, heat spreads in a circular fashion from the heat source. In this case the drain pins are the heat sources when looking at heat spread on the PC board.




Figure 1. Single MOSFET SO-8 Pad Pattern With Copper Spreading



Figure 2. Dual MOSFET SO-8 Pad Pattern With Copper Spreading


The minimum recommended pad patterns for the single-MOSFET SO-8 with copper spreading (Figure 1) and dual-MOSFET SO-8 with copper spreading (Figure 2) show the starting point for utilizing the board area available for the heat-spreading copper. To create this pattern, a plane of copper overlies the drain pins. The copper plane connects the drain pins electrically, but more importantly provides planar copper to draw heat from the drain leads and start the process of spreading the heat so it can be dissipated into the ambient air. These patterns use all the available area underneath the body for this purpose.

Since surface-mounted packages are small, and reflow soldering is the most common way in which these are affixed to the PC board, "thermal" connections from the planar copper to the pads have not been used. Even if additional planar copper area is used, there should be no problems in the soldering process. The actual solder connections are defined by the solder mask openings. By combining the basic footprint with the copper plane on the drain pins, the solder mask generation occurs automatically.

A final item to keep in mind is the width of the power traces. The absolute minimum power trace width must be determined by the amount of current it has to carry. For thermal reasons, this minimum width should be at least 0.020 inches. The use of wide traces connected to the drain plane provides a low impedance path for heat to move away from the device.



### **RECOMMENDED MINIMUM PADS FOR SO-8**



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index

Ш