

# P-Channel 30-V (D-S) MOSFET

PRODUCT SUMMARY				
V <sub>DS</sub> (V)	$R_{DS(on)}\left(\Omega\right)$	I <sub>D</sub> (A)		
- 30	0.020 at V <sub>GS</sub> = - 10 V	- 9.1		
	0.035 at V <sub>GS</sub> = - 4.5 V	- 6.9		


#### **FEATURES**

- Halogen-free According to IEC 61249-2-21 Definition
- TrenchFET<sup>®</sup> Power MOSFET
- Advanced High Cell Density Process
- Compliant to RoHS Directive 2002/95/EC

# Pb-free RoHS COMPLIANT HALOGEN FREE Available


#### **APPLICATIONS**

- Load Switches
- Battery Switch



Ordering Information: Si4435BDY-T1-E3 (Lead (Pb)-free)

Si4435BDY-T1-GE3 (Lead (Pb)-free and Halogen-free)



P-Channel MOSFET

<b>ABSOLUTE MAXIMUM RATINGS</b>	T <sub>A</sub> = 25 °C, unles	ss otherwise r	noted			
Parameter		Symbol	10 s	Steady State	Unit	
Drain-Source Voltage		V <sub>DS</sub>	- 30		V	
Gate-Source Voltage		V <sub>GS</sub>	± 20			
Continuous Drain Current (T <sub>J</sub> = 150 °C) <sup>a</sup>	T <sub>A</sub> = 25 °C	- 9.1 - 7.3	- 7			
	T <sub>A</sub> = 70 °C		- 7.3	- 5.6		
Pulsed Drain Current		I <sub>DM</sub>	- 50		Α	
Continuous Diode Current (Diode Conduction) <sup>a</sup>		I <sub>S</sub>	- 2.1	- 1.25		
M · D D · · · · a	T <sub>A</sub> = 25 °C	P <sub>D</sub>	2.5	1.5	W	
Maximum Power Dissipation <sup>a</sup>	T <sub>A</sub> = 70 °C	L.D	1.6 0.9		VV	
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	- 55	to 150	°C	

THERMAL RESISTANCE RATINGS					
Parameter		Symbol	Typical	Maximum	Unit
Manian una lumation ta Austrianti	t ≤ 10 s	$R_{thJA}$	40	50	
Maximum Junction-to-Ambient <sup>a</sup>	Steady State	' 'thJA	70	85	°C/W
Maximum Junction-to-Foot (Drain)	Steady State	$R_{thJF}$	18	22	

Notes:

a. Surface Mounted on 1" x 1" FR4 board.

# Vishay Siliconix




<b>SPECIFICATIONS</b> T <sub>J</sub> = 25 °C, unless otherwise noted							
Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit	
Static							
Gate Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	- 1		- 3	V	
Gate-Body Leakage	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA	
Zava Cata Valtaga Dvain Current	1	V <sub>DS</sub> = - 30 V, V <sub>GS</sub> = 0 V			- 1		
Zero Gate Voltage Drain Current	IDSS	V <sub>DS</sub> = - 30 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 55 °C			- 5	μΑ	
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	V <sub>DS</sub> = - 5 V, V <sub>GS</sub> = - 10 V	- 40			Α	
D : 0	D	V <sub>GS</sub> = - 10 V, I <sub>D</sub> = - 9.1 A		0.015	0.020	Ω	
Drain-Source On-State Resistance <sup>a</sup>	R <sub>DS(on)</sub>	V <sub>GS</sub> = - 4.5 V, I <sub>D</sub> = - 6.9 A		0.025	0.035		
Forward Transconductance <sup>a</sup>	9 <sub>fs</sub>	V <sub>DS</sub> = - 10 V, I <sub>D</sub> = - 9.1 A		24		S	
Diode Forward Voltage <sup>a</sup>	$V_{SD}$	I <sub>S</sub> = - 2.1 A, V <sub>GS</sub> = 0 V		- 0.8	- 1.2	V	
Dynamic <sup>b</sup>							
Total Gate Charge	$Q_g$			33	70		
Gate-Source Charge	Q <sub>gs</sub>	$V_{DS} = -15 \text{ V}, V_{GS} = -10 \text{ V}, I_{D} = -9.1 \text{ A}$		5.8		nC	
Gate-Drain Charge	Q <sub>gd</sub>			8.6		1	
Turn-On Delay Time	t <sub>d(on)</sub>			10	15		
Rise Time	t <sub>r</sub>	$V_{DD}$ = - 15 V, $R_L$ = 15 $\Omega$		15	25		
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D \cong$ - 1 A, $V_{GEN}$ = - 10 V, $R_g$ = 6 $\Omega$		110	170	ns	
Fall Time	t <sub>f</sub>			70	110		
Source-Drain Reverse Recovery Time	t <sub>rr</sub>	I <sub>F</sub> = - 2.1 A, dI/dt = 100 A/μs		60	90		


#### Notes:

- a. Pulse test; pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2 %.
- b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted













#### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




#### **On-Resistance vs. Drain Current**








Capacitance



On-Resistance vs. Junction Temperature




On-Resistance vs. Gate-to-Source Voltage


Is - Source Current (A)


## Vishay Siliconix

# VISHAY.


#### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted








Safe Operating Area, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Ambient



### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Normalized Thermal Transient Impedance, Junction-to-Foot

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg272123">www.vishay.com/ppg272123</a>.



SOIC (NARROW): 8-LEAD JEDEC Part Number: MS-012







	MILLIM	IETERS	INC	HES	
DIM	Min	Max	Min	Max	
Α	1.35	1.75	0.053	0.069	
A <sub>1</sub>	0.10	0.20	0.004	0.008	
В	0.35	0.51	0.014	0.020	
С	0.19	0.25	0.0075	0.010	
D	4.80	5.00	0.189	0.196	
E	3.80	4.00	0.150	0.157	
е	1.27	BSC	0.050 BSC		
Н	5.80	6.20	0.228	0.244	
h	0.25	0.50	0.010	0.020	
L	0.50	0.93	0.020	0.037	
q	0°	8°	0°	8°	
S	0.44	0.64	0.018	0.026	
FCN: C-06527-Bey   11-Sen-06					

DWG: 5498

Document Number: 71192 www.vishay.com 11-Sep-06

# Mounting LITTLE FOOT®, SO-8 Power MOSFETs

#### Wharton McDaniel

Surface-mounted LITTLE FOOT power MOSFETs use integrated circuit and small-signal packages which have been been modified to provide the heat transfer capabilities required by power devices. Leadframe materials and design, molding compounds, and die attach materials have been changed, while the footprint of the packages remains the same.

See Application Note 826, Recommended Minimum Pad Patterns With Outline Drawing Access for Vishay Siliconix MOSFETs, (http://www.vishay.com/ppg?72286), for the basis of the pad design for a LITTLE FOOT SO-8 power MOSFET. In converting this recommended minimum pad to the pad set for a power MOSFET, designers must make two connections: an electrical connection and a thermal connection, to draw heat away from the package.

In the case of the SO-8 package, the thermal connections are very simple. Pins 5, 6, 7, and 8 are the drain of the MOSFET for a single MOSFET package and are connected together. In a dual package, pins 5 and 6 are one drain, and pins 7 and 8 are the other drain. For a small-signal device or integrated circuit, typical connections would be made with traces that are 0.020 inches wide. Since the drain pins serve the additional function of providing the thermal connection to the package, this level of connection is inadequate. The total cross section of the copper may be adequate to carry the current required for the application, but it presents a large thermal impedance. Also, heat spreads in a circular fashion from the heat source. In this case the drain pins are the heat sources when looking at heat spread on the PC board.




Figure 1. Single MOSFET SO-8 Pad Pattern With Copper Spreading




Figure 2. Dual MOSFET SO-8 Pad Pattern With Copper Spreading

The minimum recommended pad patterns for the single-MOSFET SO-8 with copper spreading (Figure 1) and dual-MOSFET SO-8 with copper spreading (Figure 2) show the starting point for utilizing the board area available for the heat-spreading copper. To create this pattern, a plane of copper overlies the drain pins. The copper plane connects the drain pins electrically, but more importantly provides planar copper to draw heat from the drain leads and start the process of spreading the heat so it can be dissipated into the ambient air. These patterns use all the available area underneath the body for this purpose.

Since surface-mounted packages are small, and reflow soldering is the most common way in which these are affixed to the PC board, "thermal" connections from the planar copper to the pads have not been used. Even if additional planar copper area is used, there should be no problems in the soldering process. The actual solder connections are defined by the solder mask openings. By combining the basic footprint with the copper plane on the drain pins, the solder mask generation occurs automatically.

A final item to keep in mind is the width of the power traces. The absolute minimum power trace width must be determined by the amount of current it has to carry. For thermal reasons, this minimum width should be at least 0.020 inches. The use of wide traces connected to the drain plane provides a low impedance path for heat to move away from the device.

APPLICATION NOTE

Document Number: 70740 Revision: 18-Jun-07 www.vishay.com



#### **RECOMMENDED MINIMUM PADS FOR SO-8**



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index

Ш