










## LOW-DROPOUT VOLTAGE REGULATORS

### FEATURES

- Very Low Dropout Voltage, Less Than 0.6 V at 150 mA
- Very Low Quiescent Current
- TTL- and CMOS-Compatible Enable on TL751L Series
- 60-V Load-Dump Protection
- Reverse Transient Protection Down to -50 V
- Internal Thermal-Overload Protection
- Overvoltage Protection
- Internal Overcurrent-Limiting Circuitry
- Less Than 500- $\mu$ A Disable (TL751L Series)



### DESCRIPTION/ORDERING INFORMATION

The TL750L and TL751L series of fixed-output voltage regulators offer 5-V, 8-V, 10-V, and 12-V options. The TL751L series also has an enable (ENABLE) input. When ENABLE is high, the regulator output is placed in the high-impedance state. This gives the designer complete control over power up, power down, or emergency shutdown.

The TL750L and TL751L series are low-dropout positive-voltage regulators specifically designed for battery-powered systems. These devices incorporate overvoltage and current-limiting protection circuitry, along with internal reverse-battery protection circuitry to protect the devices and the regulated system. The series is fully protected against 60-V load-dump and reverse-battery conditions. Extremely low quiescent current during full-load conditions makes these devices ideal for standby power systems.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

ORDERING INFORMATION<sup>(1)</sup>

T <sub>J</sub>	V <sub>O</sub> TYP AT 25°C	PACKAGE <sup>(2)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
0°C to 125°C	5 V	SOIC – D	PowerFLEX™ – KTE	Reel of 2000	TL750L05CKTER
			Tube of 75	TL750L05CD	50L05C
			Reel of 2500	TL750L05CDR	
			Tube of 75	TL751L05CD	51L05C
			Reel of 2500	TL751L05CDR	
		TO-226/TO-92 – LP	Bulk of 1000	TL750L05CLP	750L05C
			Reel of 2000	TL750L05CLPR	
		TO-220 – KC	Tube of 50	TL750L05CKC	TL750L05C
		TO-220 – KCS	Tube of 50	TL750L05CKCS	TL750L05C
		TO-252 – KVU	Reel of 2500	TL750L05CKVUR	750L05C
	8 V	TO-263 – KTT	Reel of 500	TL750L05CKTTR	750L05C
		SOIC – D	Tube of 75	TL750L08CD	50L08C
			Reel of 2500	TL750L08CDR	
		TO-226/TO-92 – LP	Bulk of 1000	TL750L08CLP	750L08C
	10 V	PDIP – P	Tube of 50	TL751L10CP	TL751L10C
		SOIC – D	Tube of 75	TL750L10CD	50L10C
			Reel of 2500	TL750L10CDR	
			Tube of 75	TL751L10CD	51L10C
			Reel of 2500	TL751L10CDR	
		TO-226/TO-92 – LP	Bulk of 1000	TL750L10CLP	750L10C
			Reel of 2000	TL750L10CLPR	
	12 V	SOIC – D	Tube of 75	TL750L12CD	50L12C
			Reel of 2500	TL750L12CDR	
			Tube of 75	TL751L12CD	51L12C
			Reel of 2500	TL751L12CDR	
		TO-226/TO-92 – LP	Bulk of 1000	TL750L12CLP	750L12C

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com](http://www.ti.com).

(2) Package drawings, thermal data, and symbolization are available at [www.ti.com/packaging](http://www.ti.com/packaging).

DEVICE COMPONENT COUNT	
Transistors	20
JFETs	2
Diodes	5
Resistors	16

## Absolute Maximum Ratings<sup>(1)</sup>

over operating junction temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Continuous input voltage		26	V	
Transient input voltage <sup>(2)</sup>	T <sub>A</sub> = 25°C	60	V	
Continuous reverse input voltage		-15	V	
Transient reverse input voltage	t ≤ 100 ms	-50	V	
T <sub>J</sub>	Operating virtual junction temperature	150	°C	
	Lead temperature	260	°C	
T <sub>stg</sub>	Storage temperature range	-65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The transient input voltage rating applies to the waveform shown in Figure 1.

## Package Thermal Data<sup>(1)</sup>

PACKAGE	BOARD	θ <sub>JC</sub>	θ <sub>JA</sub>
PDIP (P)	High K, JESD 51-7	57°C/W	85°C/W
PowerFLEX™ (KTE)	High K, JESD 51-5	3°C/W	23°C/W
SOIC (D)	High K, JESD 51-7	39°C/W	97°C/W
TO-226/TO-92 (LP)	High K, JESD 51-7	55°C/W	140°C/W
TO-220 (KC)	High K, JESD 51-5	3°C/W	19°C/W
TO-220 (KCS)	High K, JESD 51-5	3°C/W	19°C/W
TO-252 (KVU)	High K, JESD 51-5	—	30.3°C/W
TO-263 (KTT)	High K, JESD 51-5	18°C/W	25.3°C/W

- (1) Maximum power dissipation is a function of T<sub>J(max)</sub>, θ<sub>JA</sub>, and T<sub>A</sub>. The maximum allowable power dissipation at any allowable ambient temperature is P<sub>D</sub> = (T<sub>J(max)</sub> - T<sub>A</sub>)/θ<sub>JA</sub>. Operating at the absolute maximum T<sub>J</sub> of 150°C can affect reliability.

## Recommended Operating Conditions

over recommended operating junction temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>I</sub>	Input voltage	TL75xL05	6	26	V
		TL75xL08	9	26	
		TL75xL10	11	26	
		TL75xL12	13	26	
V <sub>IH</sub>	High-level <u>ENABLE</u> input voltage	TL75xLxx	2	15	V
V <sub>IL</sub> <sup>(1)</sup>	Low-level <u>ENABLE</u> input voltage	T <sub>J</sub> = 25°C	TL75xLxx	-0.3	0.8
		T <sub>J</sub> = 0°C to 125°C	TL75xLxx	-0.15	0.8
I <sub>O</sub>	Output current	TL75xLxx	0	150	mA
T <sub>J</sub>	Operating virtual junction temperature	TL75xLxxC	0	125	°C

- (1) The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for ENABLE voltage levels and temperature only.

**TL75xL05 Electrical Characteristics<sup>(1)</sup>** $V_I = 14 \text{ V}$ ,  $I_O = 10 \text{ mA}$ ,  $T_J = 25^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TL750L05 TL751L05			UNIT
		MIN	TYP	MAX	
Output voltage	$V_I = 6 \text{ V}$ to $26 \text{ V}$ , $I_O = 0$ to $150 \text{ mA}$	$T_J = 25^\circ\text{C}$	4.8	5	5.2
		$T_J = 0^\circ\text{C}$ to $125^\circ\text{C}$	4.75		5.25
Input regulation voltage	$V_I = 9 \text{ V}$ to $16 \text{ V}$		5	10	mV
	$V_I = 6 \text{ V}$ to $26 \text{ V}$		6	30	
Ripple rejection	$V_I = 8 \text{ V}$ to $18 \text{ V}$ , $f = 120 \text{ Hz}$		60	65	dB
Output regulation voltage	$I_O = 5 \text{ mA}$ to $150 \text{ mA}$		20	50	mV
Dropout voltage	$I_O = 10 \text{ mA}$		0.2		V
	$I_O = 150 \text{ mA}$		0.6		
Output noise voltage	$f = 10 \text{ Hz}$ to $100 \text{ kHz}$		500		$\mu\text{V}$
Quiescent current	$I_O = 150 \text{ mA}$		10	12	mA
	$V_I = 6 \text{ V}$ to $26 \text{ V}$ , $I_O = 10 \text{ mA}$ , $T_J = 0^\circ\text{C}$ to $125^\circ\text{C}$		1	2	
	$\overline{\text{ENABLE}} \geq 2 \text{ V}$			0.5	

- (1) Pulse-testing techniques are used to maintain the junction temperature as close to the ambient temperature as possible. Thermal effects must be taken into account separately. All characteristics are measured with a  $0.1\text{-}\mu\text{F}$  capacitor across the input and a  $10\text{-}\mu\text{F}$  capacitor, with equivalent series resistance of less than  $0.4 \Omega$ , across the output.

**TL75xL08 Electrical Characteristics<sup>(1)</sup>** $V_I = 14 \text{ V}$ ,  $I_O = 10 \text{ mA}$ ,  $T_J = 25^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TL750L08 TL751L08			UNIT
		MIN	TYP	MAX	
Output voltage	$V_I = 9 \text{ V}$ to $26 \text{ V}$ , $I_O = 0$ to $150 \text{ mA}$	$T_J = 25^\circ\text{C}$	7.68	8	8.32
		$T_J = 0^\circ\text{C}$ to $125^\circ\text{C}$	7.6		8.4
Input regulation voltage	$V_I = 10 \text{ V}$ to $17 \text{ V}$		10	20	mV
	$V_I = 9 \text{ V}$ to $26 \text{ V}$		25	50	
Ripple rejection	$V_I = 11 \text{ V}$ to $21 \text{ V}$ , $f = 120 \text{ Hz}$		60	65	dB
Output regulation voltage	$I_O = 5 \text{ mA}$ to $150 \text{ mA}$		40	80	mV
Dropout voltage	$I_O = 10 \text{ mA}$		0.2		V
	$I_O = 150 \text{ mA}$		0.6		
Output noise voltage	$f = 10 \text{ Hz}$ to $100 \text{ kHz}$		500		$\mu\text{V}$
Quiescent current	$I_O = 150 \text{ mA}$		10	12	mA
	$V_I = 9 \text{ V}$ to $26 \text{ V}$ , $I_O = 10 \text{ mA}$ , $T_J = 0^\circ\text{C}$ to $125^\circ\text{C}$		1	2	
	$\overline{\text{ENABLE}} \geq 2 \text{ V}$			0.5	

- (1) Pulse-testing techniques are used to maintain the junction temperature as close to the ambient temperature as possible. Thermal effects must be taken into account separately. All characteristics are measured with a  $0.1\text{-}\mu\text{F}$  capacitor across the input and a  $10\text{-}\mu\text{F}$  capacitor, with equivalent series resistance of less than  $0.4 \Omega$ , across the output.

### TL75xL10 Electrical Characteristics<sup>(1)</sup>

$V_I = 14 \text{ V}$ ,  $I_O = 10 \text{ mA}$ ,  $T_J = 25^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TL750L10 TL751L10			UNIT
		MIN	TYP	MAX	
Output voltage	$V_I = 11 \text{ V}$ to $26 \text{ V}$ , $I_O = 0$ to $150 \text{ mA}$	$T_J = 25^\circ\text{C}$	9.6	10	10.4
		$T_J = 0^\circ\text{C}$ to $125^\circ\text{C}$	9.5		10.5
Input regulation voltage	$V_I = 12 \text{ V}$ to $19 \text{ V}$		10	25	mV
	$V_I = 11 \text{ V}$ to $26 \text{ V}$		30	60	
Ripple rejection	$V_I = 12 \text{ V}$ to $22 \text{ V}$ , $f = 120 \text{ Hz}$		60	65	dB
Output regulation voltage	$I_O = 5 \text{ mA}$ to $150 \text{ mA}$		50	100	mV
Dropout voltage	$I_O = 10 \text{ mA}$		0.2		V
	$I_O = 150 \text{ mA}$		0.6		
Output noise voltage	$f = 10 \text{ Hz}$ to $100 \text{ kHz}$		700		$\mu\text{V}$
Quiescent current	$I_O = 150 \text{ mA}$		10	12	mA
	$V_I = 11 \text{ V}$ to $26 \text{ V}$ , $I_O = 10 \text{ mA}$ , $T_J = 0^\circ\text{C}$ to $125^\circ\text{C}$		1	2	
	$\overline{\text{ENABLE}} \geq 2 \text{ V}$			0.5	

- (1) Pulse-testing techniques are used to maintain the junction temperature as close to the ambient temperature as possible. Thermal effects must be taken into account separately. All characteristics are measured with a  $0.1\text{-}\mu\text{F}$  capacitor across the input and a  $10\text{-}\mu\text{F}$  capacitor, with equivalent series resistance of less than  $0.4 \Omega$ , across the output.

### TL75xL12 Electrical Characteristics<sup>(1)</sup>

$V_I = 14 \text{ V}$ ,  $I_O = 10 \text{ mA}$ ,  $T_J = 25^\circ\text{C}$  (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TL750L12 TL751L12			UNIT
		MIN	TYP	MAX	
Output voltage	$V_I = 13 \text{ V}$ to $26 \text{ V}$ , $I_O = 0$ to $150 \text{ mA}$	$T_J = 25^\circ\text{C}$	11.52	12	12.48
		$T_J = 0^\circ\text{C}$ to $125^\circ\text{C}$	11.4		12.6
Input regulation voltage	$V_I = 14 \text{ V}$ to $19 \text{ V}$		15	30	mV
	$V_I = 13 \text{ V}$ to $26 \text{ V}$		20	40	
Ripple rejection	$V_I = 13 \text{ V}$ to $23 \text{ V}$ , $f = 120 \text{ Hz}$		50	55	dB
Output regulation voltage	$I_O = 5 \text{ mA}$ to $150 \text{ mA}$		50	120	mV
Dropout voltage	$I_O = 10 \text{ mA}$		0.2		V
	$I_O = 150 \text{ mA}$		0.6		
Output noise voltage	$f = 10 \text{ Hz}$ to $100 \text{ kHz}$		700		$\mu\text{V}$
Quiescent current	$I_O = 150 \text{ mA}$		10	12	mA
	$V_I = 13 \text{ V}$ to $26 \text{ V}$ , $I_O = 10 \text{ mA}$ , $T_J = 0^\circ\text{C}$ to $125^\circ\text{C}$		1	2	
	$\overline{\text{ENABLE}} \geq 2 \text{ V}$			0.5	

- (1) Pulse-testing techniques are used to maintain the junction temperature as close to the ambient temperature as possible. Thermal effects must be taken into account separately. All characteristics are measured with a  $0.1\text{-}\mu\text{F}$  capacitor across the input and a  $10\text{-}\mu\text{F}$  capacitor, with equivalent series resistance of less than  $0.4 \Omega$ , across the output.

## PARAMETER MEASUREMENT INFORMATION

The TL750L, TL751L series are low-dropout regulators. This means that capacitance loading is important to the performance of the regulator because it is a vital part of the control loop. The capacitor value and its equivalent series resistance (ESR) both affect the control loop and must be defined for the load range and temperature range. [Figure 1](#) shows the recommended range of ESR for a given load with a  $10\text{-}\mu\text{F}$  capacitor on the output.

## TYPICAL CHARACTERISTICS




Figure 1.




Figure 2.




Figure 3.





Figure 4.

JG (R-GDIP-T8)

CERAMIC DUAL-IN-LINE




- NOTES:
- All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice.
  - This package can be hermetically sealed with a ceramic lid using glass frit.
  - Index point is provided on cap for terminal identification.
  - Falls within MIL STD 1835 GDIP1-T8

FK (S-CQCC-N\*\*)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER





- NOTES:
- All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice.
  - This package can be hermetically sealed with a metal lid.
  - Falls within JEDEC MS-004

## MECHANICAL DATA

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE




4040082/E 04/2010

- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Falls within JEDEC MS-001 variation BA.

## KTE (R-PSFM-G3)

## PowerFLEX™ PLASTIC FLANGE-MOUNT




- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. The center lead is in electrical contact with the thermal tab.  
 D. Dimensions do not include mold protrusions, not to exceed 0.006 (0,15).  
 E. Falls within JEDEC MO-169

PowerFLEX is a trademark of Texas Instruments.

## MECHANICAL DATA

KTT (R-PSFM-G3)

PLASTIC FLANGE-MOUNT PACKAGE






OPTIONAL LEAD FORM

4200577-3/G 01/13

- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Body dimensions do not include mold flash or protrusion. Mold flash or protrusion not to exceed 0.005 (0,13) per side.
- Falls within JEDEC TO-263 variation AA, except minimum lead thickness and minimum exposed pad length.

KTT (R-PSFM-G3)

PLASTIC FLANGE-MOUNT PACKAGE

Example Board Layout  
(Note C)Example Stencil Design  
(Note D)Example  
Solder Mask Opening  
(Note E)


4208208-2/C 08/12

- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-SM-782 is recommended for alternate designs.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
  - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
  - This package is designed to be soldered to a thermal pad on the board. Refer to the Product Datasheet for specific thermal information, via requirements, and recommended thermal pad size. For thermal pad sizes larger than shown a solder mask defined pad is recommended in order to maintain the solderable pad geometry while increasing copper area.

## MECHANICAL DATA

KVU (R-PSFM-G3)

PLASTIC FLANGE-MOUNT PACKAGE



4205521-2/D 02/2009

- NOTES:
- All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice.


- The center lead is in electrical contact with the exposed thermal tab.  
 D. Body Dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.006 (0.15) per side.  
 E. Falls within JEDEC TO-252 variation AA.

## LAND PATTERN DATA



KVU (R-PSFM-G3)

PLASTIC FLANGE MOUNT PACKAGE

Example Board Layout



Stencil Openings  
Based on a stencil thickness  
of .127mm (.005inch).  
(Note D)



63% solder coverage on center pad

Example  
Solder Mask Opening  
(Note E)

Pad Geometry  
(Note C)


All around

4211592-2/B 03/12

- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-SM-782 is an alternate information source for PCB land pattern designs.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in thermal pad.


**KCS0003B**

**PACKAGE OUTLINE**



**TO-220 - 19.65 mm max height**

TO-220



4222214/A 10/2015

**NOTES:**


1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC registration TO-220.

# EXAMPLE BOARD LAYOUT

KCS0003B

TO-220 - 19.65 mm max height

TO-220




LAND PATTERN EXAMPLE  
NON-SOLDER MASK DEFINED  
SCALE:15X

4222214/A 10/2015

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

△C Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0.15) each side.

△D Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0.43) each side.


E. Reference JEDEC MS-012 variation AA.

## LAND PATTERN DATA


D (R-PDSO-G8)

PLASTIC SMALL OUTLINE


Example Board Layout  
(Note C)



Stencil Openings  
(Note D)



Example  
Non Soldermask Defined Pad



Example  
Pad Geometry  
(See Note C)

Example  
Solder Mask Opening  
(See Note E)



4211283-2/E 08/12

- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## MECHANICAL DATA

LP (O-PBCY-W3)

PLASTIC CYLINDRICAL PACKAGE



4040001-2/E 08/13

- NOTES: A. All linear dimensions are in inches (millimeters).  
B. This drawing is subject to change without notice.

$\triangle C$  Lead dimensions are not controlled within this area.

$\triangle D$  Falls within JEDEC TO-226 Variation AA (TO-226 replaces TO-92).

E. Shipping Method:

    Straight lead option available in bulk pack only.

    Formed lead option available in tape & reel or ammo pack.


    Specific products can be offered in limited combinations of shipping mediums and lead options.

    Consult product folder for more information on available options.

## MECHANICAL DATA

LP (O-PBCY-W3)

PLASTIC CYLINDRICAL PACKAGE




TAPE & REEL

4040001-3/E 08/13

- NOTES:
- All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice.
  - Tape and Reel information for the Formed Lead Option package.

KC (R-PSFM-T3)

## **PLASTIC FLANGE-MOUNT PACKAGE**



NOTES: A. All linear dimensions are in inches (millimeters).

- NOTES:

  - A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  -  C. Lead dimensions are not controlled within this area.
    - D. All lead dimensions apply before solder dip.
    - E. The center lead is in electrical contact with the mounting tab.
  -  F. The chamfer is optional.
  -  G. Thermal pad contour optional within these dimensions.
  -  H. Falls within JEDEC TO-220 variation AB, except minimum lead thickness.