

AN4566 Application note

Extending the DAC performance of STM32 microcontrollers

Introduction

Most of STM32 microcontrollers embed 12-bit Digital to Analog Converters (DAC), specified to operate up to 1 Msps (megasamples per second).

Several applications would benefit from DACs operating at higher speeds, this note explains how to extend the speed performances of microcontrollers listed in *Table 1* using external operational amplifiers (OpAmps).

The STM32 DAC system is described in *Section 1* of this document, while an application example focusing on 5 Msps sine wave generation is presented in *Section 2*.

Table 1. Applicable products

Туре	Products
Microcontrollers	STM32F0 series
	STM32F1 series
	STM32F2 series
	STM32F3 series
	STM32F4 series
	STM32F7 series
	STM32L0 series
	STM32L1 series

November 2014 DocID026799 Rev 1 1/19

AN4566

Contents

Contents

1	The	STM32 DAC system		
	1.1	DAC equivalent circuit	5	
	1.2	DAC speed on the specification	5	
	1.3	External OpAmp implementation	6	
	1.4	Digital data update rate	7	
	1.5	Summary	8	
2	Exa	nple	9	
	2.1	External OpAmp choice	9	
	2.2	Software implementation	10	
		2.2.1 Digital sine waveform pattern preparation	10	
		2.2.2 Setting the sine waveform frequency	10	
		2.2.3 Offset calibration	11	
		2.2.4 Output gain calibration	11	
	2.3	Hardware implementation	14	
3	Mea	urements	5	
	3.1	Board modification	15	
	3.2	Measurement results	15	
4	Con	lusions	7	
5	Revi	sion history	8	



AN4566 List of tables

List of tables

Table 1.	Applicable products	. 1
Table 2.	Maximum sampling time for different STM32 microcontrollers	. 7
Table 3.	Example of the offset calibration measurement	11
Table 4.	Example of the calibration measurement	12
Table 5.	Example of digital sample values	12
Table 6.	Component values	14
Table 7.	Document revision history	18



List of figures AN4566

List of figures

Figure 1.	DAC equivalent circuit	Ę
Figure 2.	External OpAmp configuration	6
Figure 3.	Circuit implementation	4
Figure 4.	Output signal	Ę
Figure 5.	FFT result	6



1 The STM32 DAC system

1.1 DAC equivalent circuit

Digital-to-Analog converters (DACs) are routinely used to transform digital data into analog signals. The structure of the DAC can be modeled as a digitally controlled voltage source and the output impedance, as shown in *Figure 1*.

The output impedance of the DAC is constant, independently from the digital input signal.

When the output buffer is OFF, the DACINT and DACOUT are connected through the resistor R_b , hence the output impedance of the DAC is $R_a + R_b$ (R_b is equal to R_a), and $R_{DAC} = 2*R_a$ (S1 and S2 switches are open).

When the buffer is enabled, the OpAmp is configured as an inverting amplifier with $A_v = -1$, and the output impedance is almost zero thanks to the feedback loop.




Figure 1. DAC equivalent circuit

1.2 DAC speed on the specification

When the output buffer is enabled on output of the DAC, the DAC speed is specified by the output buffer performance. This number is indicated in the T_{setting} or Update rate in the product datasheet.

When output buffer is disabled, the output signal speed is simply following the RC constant which is determined by the DAC output impedance R_{DAC} (= $2*R_a$) and the capacitive load on the DACOUT pad.

As an example, the STM32F407 defines the impedance output with buffer off at a maximum value of 15 k Ω . If a 10 pF capacitive load (including the parasitic capacitance of the STM32F407 device on DACOUT pad) is considered, to get +/-1LSB of the final value (from lowest code to highest code) we have

$$1 - \frac{1}{2^N} = 1 - e^{T/(CR)}$$



Solving for T gives T = CR * N* In 2 = 0.693 CR * N = $1.8 \mu s$.

This indicates that in this configuration the conversion time cannot be smaller than 1.8 μ s (equivalent to a frequency of 555 kHz).

This analysis does not include any effect of the switching speed of the DAC itself and its transient. When using high speed, that effect cannot be ignored and it will degrade the total DAC performance.

1.3 External OpAmp implementation

As described in Section 1.2, the output DAC conversion time is specified by the embedded output buffer when buffer is enabled. When buffer is disabled, the output impedance and the DACOUT capacitance (C_D) will determine the conversion time.

There is a configuration which is possible to ignore the DACOUT capacitance. By using external OpAmp as inverting mode, the DACOUT node voltage will be fixed, as shown in *Figure 2*.

V_{REF}
V_{REF}
V_{REF}
V_{REF}
Virtual short between these nodes.
No voltage swing on DACOUT node.

Figure 2. External OpAmp configuration

In this configuration, there is no limitation due to the RC constant. The only limitation is the external OpAmp speed (gain bandwidth and slew rate) and the DAC digital data update rate. There are, however, some disadvantages. The feedback resistor R1 needs to be equal to the R_{DAC} on chip of the STM32, otherwise it will create a DAC gain error.

On chip semiconductor resistors usually feature a very wide spread on the absolute value. So it is necessary to calibrate the gain error (this will be discussed in detail in *Section 2.2.3*: *Offset calibration*).

It is also possible to use the external OpAmp with voltage follower mode. It will enhance the output bandwidth and slew rate, however the R_{DAC} output impedance and the parasitic capacitor on the DACOUT will form the RC filter. This RC filter limit the speed performance.

For the voltage follower mode, it is not necessary to perform the gain calibration.



6/19 DocID026799 Rev 1

1.4 Digital data update rate

The STM32 DAC output data need to be written to the DAC Holding Register (DHR), then the data is move to the DAC Output Register (DOR) for the conversion.

Generally, the DAC data is saved in a memory (RAM), and the CPU is in charge of the transferring the data from RAM to DAC.

When using the DMA, the overall performance of the system is increased by freeing up the core. This is because data is moved from memory to DAC by DMA, without need for any actions by the CPU. This keeps CPU resources free for other operations.

The trigger of the DAC conversion can be done by the software, external triggers or by the timers. For the high speed conversion cases, it is recommended to use the timer trigger in combination with the data transfer done by the DMA.

The transfer speed from memory to the DAC is limited by several factors, among them:

- the clock cycle of the APB (DAC clock);
- the DMA transfer cycle from memory to the DAC (includes the AHB to APB bridge);
- the trigger mechanism itself.

The DAC on STM32F407x microcontrollers is running on the APB1:

- three cycles after the trigger, DHR data is moved to the DOR register;
- at the same time a DMA request is generated from DAC to DMA;
- DMA transfer takes at least one APB clock cycle.

So a total of 4APB clock cycles are needed to update the DAC DOR register data. As APB1 maximum clock is 42 MHz (for ST32F407x), 10.5 Msps is the maximum update rate for the DAC output register when timer trigger and the DMA are used for the data update.

The minimum transfer clock cycle by DMA to the DAC are not the same for all STM32 microcontrollers, because of the different bus configuration. *Table 2* shows the maximum sampling rate for different STM32 products.

Product	APB max speed	DAC max sampling rate
STM32F0 series	48 MHz	4.8 Msps
STM32F100xx	24 MHz	2.4 Msps
STM32F101xx STM32F103xx STM32F105xx STM32F107xx	36 MHz	4.5 Msps
STM32F2 series	30 MHz	7.5 Msps
STM32F3 series	36 MHz	4.5 Msps
STM32F40x STM32F41x	42 MHz	10.5 Msps
STM32F42x	45 MHz	11.25 Msps
STM32L0 series	32 MHz	4.0 Msps
STM32L1 series	32 MHz	3.2 Msps



Note:

Values reported in Table 2 have been measured on the bench, when bus is not used by any other system: in real applications it's necessary to have some margin.

1.5 Summary

By using external high speed OpAmp, it is possible to extend the speed performance of the STM32 DACs more than 1 Msps.

In Section 2 we will provide an example showing how to use this technique on STM32 products.



AN4566 Example

2 Example

The example of the high speed use of the DAC is based on STM32F407, it shows how to generate a 200 kHz sine wave by the DAC operating at 5 Msps.

2.1 External OpAmp choice

As indicated before, the external OpAmp will define the DAC total performance.

To choose the OpAmp, the following parameters must be considered.

- slew Rate;
- gain bandwidth (GBW);
- open loop gain;
- supply voltage range;
- output voltage swing performance;
- input common mode voltage range;
- minimum stable gain.

If lowest code to highest code transient on 5 Msps case with V_{REF} voltage is 3.3 V, the OpAmp needs to have a slew rate higher than 3.3 * 5 * 10⁶ = 16.5 Volts/µs.

If STM32 DAC is working at 3.3 V, it's possible to use the OpAmp 3.3 V supply (it's also possible to consider another analog supply rail, actually this is the option used in the example).

It is recommended to have minimum two times of sampling speed of the gain bandwidth, so, for 5 Msps, GBW needs to be wider than 10 MHz.

To keep good DAC linearity, open loop gain must be higher than 60 dB.

If it's needed to have the output voltage near the supply voltage, then the output voltage swing of the OpAmp should preferably be rail to rail, otherwise, should voltage swing be near to the supply or ground rail, signal will be saturated and this will result in distortion.

Even the OpAmp negative input is fixed at the reference voltage level, it is necessary to verify that the input common voltage range covers the reference voltage level with a margin.

The used OpAmp gain is about -1, so the OpAmp must be stable at this gain.

By considering above criteria, LMH6645/6646/6647 from Texas Instruments fit the requirements:

- slew rate: 22 Volts/µs;
- gain band width: 55 MHz;
- open loop gain: 87 dB;
- supply voltage range: 2.5 to 12 V;
- input Common Mode Voltage 0.3 V beyond rails;
- output Voltage Swing 20 mV from Rails;
- stable from gain +1.

Example AN4566

2.2 Software implementation

For this example the STM32F407 is powered with a 3.3 V supply.

2.2.1 Digital sine waveform pattern preparation

As described in the AN3126, sine wave pattern needs to be prepared according to the following formula

$$Y_{\text{SineDigital}}(x) = \left(\sin\left(2\Pi \cdot \frac{x}{n_S}\right) + 1\right) \cdot \frac{0xFFF + 1}{2}$$

Digital inputs are converted to output voltages by linear conversion between 0 and V_{REE+}.

The analog output voltage on each DAC channel pin is determined as:

$$DAC_{Output} = V_{REF} \cdot \frac{DOR}{DAC_MaxDigitalValue}$$

So the analog sine waveform can be determined by the following equation

$$Y_{SineAnalog}(x) = 3.3Volt \cdot Y_{SineDigital}(x) / 0xFFF$$

The table can be saved in the memory and transferred by DMA. The transfer is triggered by the same timer that triggers the DAC.

2.2.2 Setting the sine waveform frequency

To set the frequency of the sine wave signal, it's necessary to set the frequency of the Timer Trigger output. The frequency of the produced sine wave is

$$f_{Sinewave} = f_{TimerTRGO} / n_{S}$$

If TIMx TRGO is 5 MHz (n_S=25), then the frequency of the DAC sine wave is 200 kHz.

To have the exact frequency on the output, system clock need to be adjusted, so that the timer can generate exactly 5 MHz.

In STM32F407 system, some timer can run with a clock frequency twice the one of the APB1 clock, so resolution is two times better than APB1 clock. However DAC will capture the trigger signal by APB1 clock, so the DAC timing cannot be better than APB1 clock.

For example, if the timer is programmed with 25 clock cycles (corresponding to 12.5 cycles of the APB1 clock) then the DAC trigger occurs 12 times, then 13 times, alternately. So one APB1 clock results in jitter on every sampling period.

10/19 DocID026799 Rev 1

AN4566 Example

Here is the example of the Clock setting:

- System Clock Source = PLL (HSE)
- SYSCLK (Hz) = 160000000
- HCLK (Hz) = 160000000
- AHB Prescaler =1
- APB1 Prescaler = 4
- APB2 Prescaler = 2
- HSE Frequency (Hz) = 8000000
- PLL M = 8
- PLL N = 320
- PLL P = 2
- PLL Q = 7

For the trigger, TIM6 was used.

With this configuration, 80 MHz is the timer clock, so, to get 5 MHz trigger, the prescaler was set to 1 (PSC=0), and the counter was set to 16 (CNT=15).

2.2.3 Offset calibration

The use of an external OpAmp will introduce additional offsets, among them that of the OpAmp itself, and that coming from the external V_{RFF} resistor ladder.

To do the calibration, it is necessary to connect the output of the OpAmp to one of the available ADC channels of the STM32 microcontrollers.

The method to use to calibrate the offset is the following one (see *Table 3*):

- 1. set up DAC DOR as 2047;
- 2. measure the OpAmp output by the ADC;
- 3. set up the DAC DOR of the ADC result of last measurement (in this case 2065);
- 4. verify the result by ADC (in this case, 2048, still 1LSB offset).

Table 3. Example of the offset calibration measurement

DAC DOR	ADC result value
2047	2065
2065	2048

2.2.4 Output gain calibration

As indicated before, output gain is defined by the ratio of the DAC output impedance and the feedback resistance of the external OpAmp.

To do the calibration, it is necessary to connect the output of the OpAmp to one of the available STM32 ADC channels.

Example AN4566

Following is the method to calibrate the gain (see *Table 4*):

- 1. set up DAC DOR as 1023
- 2. measure the OpAmp output by the ADC;
- 3. set up DAC DOR as 3071;
- 4. measure the OpAmp output by the ADC.

Table 4. Example of the calibration measurement

DAC DOR	ADC result value
1023	3135
3071	983

So the Amplifier has a gain of 1.0508, obtained as (3135 - 983) / 2048.

This result can be used in the equation shown in *Section 2.2.1: Digital sine waveform pattern preparation*. It's recommended to have some margin (e.g. 100 mV) for each of the supply rail and ground rails.

So the digital code swing should be less than the 200 mV from the supply, and also use the gain calibration factor

$$Y_{\mbox{SineDigital}}(x) = \frac{3.1}{3.3 \cdot 1.0508} \cdot \left(\mbox{sin} \left(2\Pi \cdot \ \frac{x}{\mbox{n}_{\mbox{S}}} \right) + 1 \right) \cdot \ \frac{0xFFF + 1}{2} + 18$$

By using the above equation, *Table 5* can be generated.

Table 5. Example of digital sample values

Sample	Digital sample value Y _{SineDigital} (x)	
0	2066	
1	2521	
2	2948	
3	3319	
4	3612	
5	3807	
6	3893	
7	3864	
8	3723	
9	3477	
10	3142	
11	2740	
12	2295	
13	1837	
14	1392	

AN4566 Example

Table 5. Example of digital sample values (continued)

Sample	Digital sample value Y _{SineDigital} (x)
15	990
16	655
17	409
18	268
19	239
20	325
21	520
22	813
23	1184
24	1611

Note:

The output signal is inverted compare to the digital code, due to the inverting amplifier stage of the external OpAmp.

Example AN4566

2.3 Hardware implementation

14/19

As described in Section 2.1, an external component has been chosen.

The actual circuit is shown in Figure 3, the component values are listed in Table 6.

R1 was chosen as typical output DAC impedance is 12.5 k Ω . (for other devices, please consult electrical specification of each device)

C1 was added to avoid overshoot on the output signal.

From MCU DAC pin (PA4)

VDD

LMH6645

C2

R1

VDD

LMH6645

Figure 3. Circuit implementation

Table 6. Component values

Туре	Component	Value
Resistor	R1	12 kΩ
	R2	10 kΩ
	R3	10 kΩ
Capacitor	C1	5 pF
	C2	100 nF
	C3	100 nF

AN4566 Measurements

3 Measurements


The measurements have been done on a STM32F4Discovery board with the configuration shown in *Figure 3*.

3.1 Board modification

STM32F407 DAC1 output is assigned to PA4, which, in turn, is connected to the on-board audio codec through a 100 k Ω resistor to GND. To remove this effect, the R48 (0 Ω) resistor has been removed from the board.

3.2 Measurement results


The output signal is shown in Figure 4, while Figure 5 is the corresponding FFT analysis.



Output swing is not equal to 3.1 V_{pp} , as sampling time is not aligned with the peak of the sine wave signal.

Measurements AN4566

Figure 5. FFT result



The 2nd and 3rd harmonics are around the noise level.

AN4566 Conclusions

4 Conclusions

The DAC used by STM32F4 microcontrollers has been characterized up to 1 Msps: by using high speed external OpAmp, we have demonstrated it can operate up to 5 Msps.

Additional remarks:

- by using high speed sampling rate, it's possible to reduce the anti-aliasing filter's order;
- by using the on chip ADC, it is possible to calibrate the output swing and the offset.

Revision history AN4566

5 Revision history

Table 7. Document revision history

Date	Revision	Changes
03-Nov-2014	1	Initial release.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2014 STMicroelectronics - All rights reserved

