

STM32F103x4 STM32F103x6

Low-density performance line, ARM-based 32-bit MCU with 16 or 32 KB Flash, USB, CAN, 6 timers, 2 ADCs, 6 communication interfaces

Features

- Core: ARM 32-bit Cortex[™]-M3 CPU
 - 72 MHz maximum frequency, 1.25 DMIPS/MHz (Dhrystone 2.1) performance at 0 wait state memory access
 - Single-cycle multiplication and hardware division
- Memories
 - 16 or 32 Kbytes of Flash memory
 - 6 or 10 Kbytes of SRAM
- Clock, reset and supply management
 - 2.0 to 3.6 V application supply and I/Os
 - POR, PDR, and programmable voltage detector (PVD)
 - 4-to-16 MHz crystal oscillator
 - Internal 8 MHz factory-trimmed RC
 - Internal 40 kHz RC
 - PLL for CPU clock
 - 32 kHz oscillator for RTC with calibration
- Low power
 - Sleep, Stop and Standby modes
 - V_{BAT} supply for RTC and backup registers
- 2 x 12-bit, 1 µs A/D converters (up to 16 channels)
 - Conversion range: 0 to 3.6 V
 - Dual-sample and hold capability
 - Temperature sensor
- DMA
 - 7-channel DMA controller
 - Peripherals supported: timers, ADC, SPIs, I²Cs and USARTs
- Up to 51 fast I/O ports
 - 26/37/51 I/Os, all mappable on 16 external interrupt vectors, all 5 V-tolerant except for analog inputs



- Debug mode
 - Serial wire debug (SWD) & JTAG interfaces
- 6 timers
 - Two 16-bit timers, each with up to 4 IC/OC/PWM or pulse counter
 - 16-bit, 6-channel advanced control timer: up to 6 channels for PWM output, deadtime generation and emergency stop
 - 2 watchdog timers (Independent and Window)
 - SysTick timer: a 24-bit downcounter
- 6 communication interfaces
 - 1 x l²C interface (SMBus/PMBus)
 - 2 × USARTs (ISO 7816 interface, LIN, IrDA capability, modem control)
 - 1 × SPI (18 Mbit/s)
 - CAN interface (2.0B Active)
 - USB 2.0 full-speed interface
- CRC calculation unit
- Packages are ECOPACK[®]

Table 1. Device summary

Reference	Part number
STM32F103x4	STM32F103C4, STM32F103R4, STM32F103T4
STM32F103x6	STM32F103C6, STM32F103R6, STM32F103T6

Contents

1	Introduction										
2	Description										
	2.1	Device overview									
	2.2	Full co	mpatibility throughout the family								
	2.3	Overvi	ew								
3	Pin o	descript	ions								
4	Mem	ory ma	ory mapping								
5	Elec	Electrical characteristics									
	5.1	Test co	onditions								
		5.1.1	Minimum and maximum values								
		5.1.2	Typical values								
		5.1.3	Typical curves								
		5.1.4	Loading capacitor								
		5.1.5	Pin input voltage								
		5.1.6	Power supply scheme								
		5.1.7	Current consumption measurement								
	5.2	te maximum ratings 26									
	5.3	Operat	ing conditions								
		5.3.1	General operating conditions								
		5.3.2	Operating conditions at power-up / power-down								
		5.3.3	Embedded reset and power control block characteristics								
		5.3.4	Embedded reference voltage								
		5.3.5	Supply current characteristics								
		5.3.6	External clock source characteristics								
		5.3.7	Internal clock source characteristics								
		5.3.8	PLL characteristics								
		5.3.9	Memory characteristics								
		5.3.10	EMC characteristics								
		5.3.11	Absolute maximum ratings (electrical sensitivity)								
		5.3.12	I/O port characteristics								



8	Revi	sion his	story					
7	Orde	ering inf	ormation scheme71					
		6.2.2	Selecting the product temperature range					
		6.2.1	Reference document					
	6.2	Therma	al characteristics					
	6.1	Packag	ge mechanical data 64					
6	Pack	Package characteristics 64						
		5.3.18	Temperature sensor characteristics					
		5.3.17	12-bit ADC characteristics59					
		5.3.16	CAN (controller area network) interface					
		5.3.15	Communications interfaces53					
		5.3.14	TIM timer characteristics					
		5.3.13	NRST pin characteristics51					



List of tables

Table 1.	Device summary	
Table 2.	STM32F103xx low-density device features and peripheral counts	8
Table 3.	STM32F103xx family	
Table 4.	Low-density STM32F103xx pin definitions	20
Table 5.	Voltage characteristics	26
Table 6.	Current characteristics	27
Table 7.	Thermal characteristics.	27
Table 8.	General operating conditions	
Table 9.	Operating conditions at power-up / power-down	
Table 10.	Embedded reset and power control block characteristics.	
Table 11.	Embedded internal reference voltage	
Table 12.	Maximum current consumption in Run mode, code with data processing	
	running from Flash	31
Table 13.	Maximum current consumption in Run mode, code with data processing	
	running from RAM.	31
Table 14.	Maximum current consumption in Sleep mode, code running from Flash or RAM	
Table 15.	Typical and maximum current consumptions in Stop and Standby modes	
Table 16.	Typical current consumption in Run mode, code with data processing	
	running from Flash	36
Table 17.	Typical current consumption in Sleep mode, code with data processing	
	code running from Flash or RAM	37
Table 18.	Peripheral current consumption	
Table 19.	High-speed external user clock characteristics.	
Table 19.	Low-speed external user clock characteristics	
Table 20. Table 21.	HSE 4-16 MHz oscillator characteristics	
Table 21.	LSE oscillator characteristics ($f_{LSE} = 32.768 \text{ kHz}$)	
Table 22.	HSI oscillator characteristics	
Table 24.	LSI oscillator characteristics	
Table 25.	Low-power mode wakeup timings	
Table 26.	PLL characteristics	
Table 20.	Flash memory characteristics	
Table 27. Table 28.	Flash memory endurance and data retention	
Table 28.	EMS characteristics	
Table 29. Table 30.	EMI characteristics	
Table 30. Table 31.	ESD absolute maximum ratings	
Table 31.	Electrical sensitivities	
Table 32.	I/O static characteristics	
Table 33. Table 34.	Output voltage characteristics	
Table 34. Table 35.	I/O AC characteristics	
Table 35.	NRST pin characteristics	
Table 30. Table 37.	TIMx characteristics	
Table 37. Table 38.	I ² C characteristics	
Table 38.	SCL frequency ($f_{PCL K1}$ = 36 MHz., V_{DD} = 3.3 V)	
Table 39. Table 40.	SPI characteristics \dots	
Table 40. Table 41.	USB startup time	
Table 41. Table 42.	USB DC electrical characteristics	
Table 42. Table 43.	USB: Full-speed electrical characteristics.	
Table 43. Table 44.		
i abie 44.	ADC characteristics	



Table 45.	R_{AIN} max for $f_{ADC} = 14$ MHz	60
Table 46.	ADC accuracy - limited test conditions	60
Table 47.	ADC accuracy	61
Table 48.	TS characteristics	63
Table 49.	VFQFPN36 6 x 6 mm, 0.5 mm pitch, package mechanical data	65
Table 50.	LQFP64, 64-pin low-profile quad flat package mechanical data	66
Table 51.	LQFP48, 48-pin low-profile quad flat package mechanical data	67
Table 52.	Thermal characteristics	68
Table 53.	Ordering information scheme	71

List of figures

Figure 1.	STM32F103xx performance line block diagram	16
Figure 2.	Clock tree	
Figure 3.	STM32F103xx performance line LQFP64 pinout	18
Figure 4.	STM32F103xx performance line LQFP48 pinout	
Figure 5.	STM32F101xx Medium-density access line VFQFPN36 pinout	19
Figure 6.	Memory map	
Figure 7.	Pin loading conditions	25
Figure 8.	Pin input voltage	25
Figure 9.	Power supply scheme	25
Figure 10.	Current consumption measurement scheme	26
Figure 11.	Typical current consumption in Run mode versus frequency (at 3.6 V) -	
	code with data processing running from RAM, peripherals enabled	32
Figure 12.	Typical current consumption in Run mode versus frequency (at 3.6 V) -	
	code with data processing running from RAM, peripherals disabled	32
Figure 13.	Typical current consumption in Stop mode with regulator in Run mode versus	
	temperature at V _{DD} = 3.3 V and 3.6 V	34
Figure 14.	Current consumption in Stop mode with regulator in Low-power mode versus	
	temperature at V _{DD} = 3.3 V and 3.6 V	35
Figure 15.	Typical current consumption in Standby mode versus temperature at	
	V_{DD} = 3.3 V and 3.6 V	
Figure 16.	High-speed external clock source AC timing diagram	40
Figure 17.	Low-speed external clock source AC timing diagram	40
Figure 18.	Typical application with an 8 MHz crystal	
Figure 19.	Typical application with a 32.768 kHz crystal	
Figure 20.	I/O AC characteristics definition	51
Figure 21.	Recommended NRST pin protection	
Figure 22.	I ² C bus AC waveforms and measurement circuit	
Figure 23.	SPI timing diagram - slave mode and CPHA = 0	56
Figure 24.	SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾	56
Figure 25.	SPI timing diagram - master mode ⁽¹⁾	57
Figure 26.	USB timings: definition of data signal rise and fall time	
Figure 27.	ADC accuracy characteristics	
Figure 28.	Typical connection diagram using the ADC	62
Figure 29.	Power supply and reference decoupling (V_{REF+} connected to V_{DDA})	62
Figure 30.	VFQFPN36 6 x 6 mm, 0.5 mm pitch, package outline ⁽¹⁾	. 65
Figure 31.	Recommended footprint (dimensions in mm) ⁽¹⁾⁽²⁾⁽³⁾	.65
Figure 32.	LQFP64, 64-pin low-profile quad flat package outline	66
Figure 33.	Recommended footprint ⁽¹⁾	66
Figure 34.	LQFP48, 48-pin low-profile quad flat package outline	67
Figure 35.	Recommended footprint ⁽¹⁾	
Figure 36.	LQFP64 P _D max vs. T _A	70



1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F103x4 and STM32F103x6 low-density performance line microcontrollers. For more details on the whole STMicroelectronics STM32F103xx family, please refer to *Section 2.2: Full compatibility throughout the family*.

The low-density STM32F103xx datasheet should be read in conjunction with the low-, medium- and high-density STM32F10xxx reference manual. The reference and Flash programming manuals are both available from the STMicroelectronics website www.st.com.

For information on the Cortex[™]-M3 core please refer to the Cortex[™]-M3 Technical Reference Manual, available from the www.arm.com website at the following address: http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0337e/.

2 Description

The STM32F103x4 and STM32F103x6 performance line family incorporates the highperformance ARM Cortex[™]-M3 32-bit RISC core operating at a 72 MHz frequency, highspeed embedded memories (Flash memory up to 32 Kbytes and SRAM up to 6 Kbytes), and an extensive range of enhanced I/Os and peripherals connected to two APB buses. All devices offer two 12-bit ADCs, three general purpose 16-bit timers plus one PWM timer, as well as standard and advanced communication interfaces: up to two I²Cs and SPIs, three USARTs, an USB and a CAN.

The STM32F103xx low-density performance line family operates from a 2.0 to 3.6 V power supply. It is available in both the -40 to +85 °C temperature range and the -40 to +105 °C extended temperature range. A comprehensive set of power-saving mode allows the design of low-power applications.

The STM32F103xx low-density performance line family includes devices in three different package types: from 36 pins to 64 pins. Depending on the device chosen, different sets of peripherals are included, the description below gives an overview of the complete range of peripherals proposed in this family.

These features make the STM32F103xx low-density performance line microcontroller family suitable for a wide range of applications:

- Motor drive and application control
- Medical and handheld equipment
- PC peripherals gaming and GPS platforms
- Industrial applications: PLC, inverters, printers, and scanners
- Alarm systems, Video intercom, and HVAC

Figure 1 shows the general block diagram of the device family.



2.1 **Device overview**

Table 2.	STM32F103xx low-density	/ device features and	peripheral counts
		aorioo ioatai oo aira	

Peripheral		STM32	F103Tx	STM32	F103Cx	STM32F103Rx			
Flash	n - Kbytes	16	32	16	32	16	32		
SRAI	M - Kbytes	6	10	6	10	6 10			
Timers	General-purpose	2	2	2	2	2	2		
щ	Advanced-control	-	1	-	1		1		
<u>د</u>	SPI	1	1	1	1	1	1		
Communication	l ² C	1	1	1	1	1	1		
Junic	USART	2	2	2	2	2	2		
umo	USB	1	1	1	1	1	1		
O O	CAN	1	1	1	1	1	1		
GPIO	S	2	6	37		51			
12-bi	t synchronized ADC	2	2	2	2	2	2		
Num	ber of channels	10 cha	annels	10 channels		16 channels			
CPU frequency 72 MHz									
Oper	ating voltage	2.0 to 3.6 V							
Oper	ating temperatures	Ambient temperatures: -40 to +85 °C /-40 to +105 °C (see <i>Table 8</i>) Junction temperature: -40 to + 125 °C (see <i>Table 8</i>)							
Pack	ages	VFQF	PN36	LQF	P48	LQFP64			









2.2 Full compatibility throughout the family

The STM32F103xx is a complete family whose members are fully pin-to-pin, software and feature compatible. In the reference manual, the STM32F103x4 and STM32F103x6 are identified as low-density devices, the STM32F103x8 and STM32F103xB are referred to as medium-density devices, and the STM32F103xC, STM32F103xD and STM32F103xE are referred to as high-density devices.

Low- and high-density devices are an extension of the STM32F103x8/B devices, they are specified in the STM32F103x4/6 and STM32F103xC/D/E datasheets, respectively. Low-density devices feature lower Flash memory and RAM capacities, less timers and peripherals. High-density devices have higher Flash memory and RAM capacities, and additional peripherals like SDIO, FSMC, I²S and DAC, while remaining fully compatible with the other members of the STM32F103xx family.

The STM32F103x4, STM32F103x6, STM32F103xC, STM32F103xD and STM32F103xE are a drop-in replacement for STM32F103x8/B medium-density devices, allowing the user to try different memory densities and providing a greater degree of freedom during the development cycle.

Moreover, the STM32F103xx performance line family is fully compatible with all existing STM32F101xx access line and STM32F102xx USB access line devices.

Pinout	Low-dens	ity devices	Medium-den	sity devices	High-density devices		
	16 KB Flash	32 KB Flash ⁽¹⁾	64 KB Flash	128 KB Flash	256 KB Flash	384 KB Flash	512 KB Flash
	6 KB RAM	10 KB RAM	20 KB RAM	20 KB RAM	48 KB RAM	64 KB RAM	64 KB RAM
144					5 × USARTs		
100			3 × USARTs			ners, 2 × basi < I ² Ss, 2 × I20	
64	2 × USARTs 2 × 16-bit timers 1 × SPI, 1 × I^2 C, USB, CAN, 1 × PWM timer		3×16 -bit tim 2 × SPIs, 2 × CAN, 1 × PW	l ² Cs, USB,	USB, CAN, $2 \times PWM$ timers 3 × ADCs, 1 × DAC, 1 × SDIO FSMC (100 and 144 pins)		
48			2 × ADC				
36	2 × ADCs						

Table 3. STM32F103xx family

 For orderable part numbers that do not show the A internal code after the temperature range code (6 or 7), the reference datasheet for electrical characteristics is that of the STM32F103x8/B medium-density devices.



2.3 Overview

ARM[®] CortexTM-M3 core with embedded Flash and SRAM

The ARM Cortex[™]-M3 processor is the latest generation of ARM processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM Cortex[™]-M3 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The STM32F103xx performance line family having an embedded ARM core, is therefore compatible with all ARM tools and software.

Figure 1 shows the general block diagram of the device family.

Embedded Flash memory

16 or 32 Kbytes of embedded Flash is available for storing programs and data.

CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

Embedded SRAM

Six or ten Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states.

Nested vectored interrupt controller (NVIC)

The STM32F103xx performance line embeds a nested vectored interrupt controller able to handle up to 43 maskable interrupt channels (not including the 16 interrupt lines of Cortex[™]-M3) and 16 priority levels.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail-chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt latency.





External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 19 edge detector lines used to generate interrupt/event requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 51 GPIOs can be connected to the 16 external interrupt lines.

Clocks and startup

System clock selection is performed on startup, however the internal RC 8 MHz oscillator is selected as default CPU clock on reset. An external 4-16 MHz clock can be selected, in which case it is monitored for failure. If failure is detected, the system automatically switches back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example on failure of an indirectly used external crystal, resonator or oscillator).

Several prescalers allow the configuration of the AHB frequency, the high-speed APB (APB2) and the low-speed APB (APB1) domains. The maximum frequency of the AHB and the high-speed APB domains is 72 MHz. The maximum allowed frequency of the low-speed APB domain is 36 MHz. See *Figure 2* for details on the clock tree.

Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from User Flash
- Boot from System Memory
- Boot from embedded SRAM

The boot loader is located in System Memory. It is used to reprogram the Flash memory by using USART1. For further details please refer to AN2606.

Power supply schemes

- V_{DD} = 2.0 to 3.6 V: external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} = 2.0 to 3.6 V: external analog power supplies for ADC, reset blocks, RCs and PLL (minimum voltage to be applied to V_{DDA} is 2.4 V when the ADC is used).
 V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS}, respectively.
- V_{BAT} = 1.8 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.

For more details on how to connect power pins, refer to Figure 9: Power supply scheme.

Power supply supervisor

The device has an integrated power-on reset (POR)/power-down reset (PDR) circuitry. It is always active, and ensures proper operation starting from/down to 2 V. The device remains in reset mode when V_{DD} is below a specified threshold, $V_{POR/PDR}$, without the need for an external reset circuit.

The device features an embedded programmable voltage detector (PVD) that monitors the V_{DD}/V_{DDA} power supply and compares it to the V_{PVD} threshold. An interrupt can be generated when V_{DD}/V_{DDA} drops below the V_{PVD} threshold and/or when V_{DD}/V_{DDA} is higher



than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

Refer to Table 10: Embedded reset and power control block characteristics for the values of $V_{POR/PDR}$ and V_{PVD} .

Voltage regulator

The regulator has three operation modes: main (MR), low power (LPR) and power down.

- MR is used in the nominal regulation mode (Run)
- LPR is used in the Stop mode
- Power down is used in Standby mode: the regulator output is in high impedance: the kernel circuitry is powered down, inducing zero consumption (but the contents of the registers and SRAM are lost)

This regulator is always enabled after reset. It is disabled in Standby mode, providing high impedance output.

Low-power modes

The STM32F103xx performance line supports three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

• Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

Stop mode

The Stop mode achieves the lowest power consumption while retaining the content of SRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled. The voltage regulator can also be put either in normal or in low power mode.

The device can be woken up from Stop mode by any of the EXTI line. The EXTI line source can be one of the 16 external lines, the PVD output, the RTC alarm or the USB wakeup.

• Standby mode

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.8 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering Standby mode, SRAM and register contents are lost except for registers in the Backup domain and Standby circuitry.

The device exits Standby mode when an external reset (NRST pin), an IWDG reset, a rising edge on the WKUP pin, or an RTC alarm occurs.

Note: The RTC, the IWDG, and the corresponding clock sources are not stopped by entering Stop or Standby mode.

DMA

The flexible 7-channel general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management avoiding the generation of interrupts when the controller reaches the end of the buffer.



Each channel is connected to dedicated hardware DMA requests, with support for software trigger on each channel. Configuration is made by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, I²C, USART, general-purpose and advanced-control timers TIMx and ADC.

RTC (real-time clock) and backup registers

The RTC and the backup registers are supplied through a switch that takes power either on V_{DD} supply when present or through the V_{BAT} pin. The backup registers are ten 16-bit registers used to store 20 bytes of user application data when V_{DD} power is not present.

The real-time clock provides a set of continuously running counters which can be used with suitable software to provide a clock calendar function, and provides an alarm interrupt and a periodic interrupt. It is clocked by a 32.768 kHz external crystal, resonator or oscillator, the internal low-power RC oscillator or the high-speed external clock divided by 128. The internal low-power RC has a typical frequency of 40 kHz. The RTC can be calibrated using an external 512 Hz output to compensate for any natural crystal deviation. The RTC features a 32-bit programmable counter for long-term measurement using the Compare register to generate an alarm. A 20-bit prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 kHz.

Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 40 kHz internal RC and as it operates independently of the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes. The counter can be frozen in debug mode.

Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

SysTick timer

This timer is dedicated for OS, but could also be used as a standard downcounter. It features:

- A 24-bit downcounter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

General-purpose timers (TIMx)

There are up to two synchronizable general-purpose timers embedded in the STM32F103xx performance line devices. These timers are based on a 16-bit auto-reload up/down counter, a 16-bit prescaler and feature 4 independent channels each for input capture/output compare, PWM or one-pulse mode output. This gives up to 12 input captures/output compares/PWMs on the largest packages.



The general-purpose timers can work together with the advanced-control timer via the Timer Link feature for synchronization or event chaining. Their counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs. They all have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

Advanced-control timer (TIM1)

The advanced-control timer (TIM1) can be seen as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable inserted dead-times. It can also be seen as a complete general-purpose timer. The 4 independent channels can be used for

- Input capture
- Output compare
- PWM generation (edge- or center-aligned modes)
- One-pulse mode output

If configured as a general-purpose 16-bit timer, it has the same features as the TIMx timer. If configured as the 16-bit PWM generator, it has full modulation capability (0-100%).

In debug mode, the advanced-control timer counter can be frozen and the PWM outputs disabled to turn off any power switch driven by these outputs.

Many features are shared with those of the general-purpose TIM timers which have the same architecture. The advanced-control timer can therefore work together with the TIM timers via the Timer Link feature for synchronization or event chaining.

I²C bus

The I²C bus interface can operate in multimaster and slave modes. It can support standard and fast modes.

It supports dual slave addressing (7-bit only) and both 7/10-bit addressing in master mode. A hardware CRC generation/verification is embedded.

It can be served by DMA and they support SM Bus 2.0/PM Bus.

Universal synchronous/asynchronous receiver transmitter (USART)

One of the USART interfaces is able to communicate at speeds of up to 4.5 Mbit/s. The other available interface communicates at up to 2.25 Mbit/s. They provide hardware management of the CTS and RTS signals, IrDA SIR ENDEC support, are ISO 7816 compliant and have LIN Master/Slave capability.

All USART interfaces can be served by the DMA controller.

Serial peripheral interface (SPI)

The SPI interface is able to communicate up to 18 Mbits/s in slave and master modes in fullduplex and simplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes.

The SPI interface can be served by the DMA controller.

Controller area network (CAN)

The CAN is compliant with specifications 2.0A and B (active) with a bit rate up to 1 Mbit/s. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. It has three transmit mailboxes, two receive FIFOs with 3 stages and 14 scalable filter banks.

Universal serial bus (USB)

The STM32F103xx performance line embeds a USB device peripheral compatible with the USB full-speed 12 Mbs. The USB interface implements a full-speed (12 Mbit/s) function interface. It has software-configurable endpoint setting and suspend/resume support. The dedicated 48 MHz clock is generated from the internal main PLL (the clock source must use a HSE crystal oscillator).

GPIOs (general-purpose inputs/outputs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current-capable except for analog inputs.

The I/Os alternate function configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

I/Os on APB2 with up to 18 MHz toggling speed

ADC (analog-to-digital converter)

Two 12-bit analog-to-digital converters are embedded into STM32F103xx performance line devices and each ADC shares up to 16 external channels, performing conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs.

Additional logic functions embedded in the ADC interface allow:

- Simultaneous sample and hold
- Interleaved sample and hold
- Single shunt

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) and the advanced-control timer (TIM1) can be internally connected to the ADC start trigger, injection trigger, and DMA trigger respectively, to allow the application to synchronize A/D conversion and timers.

Temperature sensor

The temperature sensor has to generate a linear voltage with any variation in temperature. The conversion range is between 2 V < V_{DDA} < 3.6 V. The temperature sensor is internally connected to the ADC12_IN16 input channel which is used to convert the sensor output voltage into a digital value.



Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP Interface is embedded. and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target. The JTAG TMS and TCK pins are shared with SWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.





Figure 1. STM32F103xx performance line block diagram

1. $T_A = -40$ °C to +105 °C (junction temperature up to 125 °C).

2. AF = alternate function on I/O port pin.



Figure 2. Clock tree



1. When the HSI is used as a PLL clock input, the maximum system clock frequency that can be achieved is 64 MHz.

- For the USB function to be available, both HSE and PLL must be enabled, with the CPU running at either 48 MHz or 72 MHz.
- 3. To have an ADC conversion time of 1 $\mu s,$ APB2 must be at 14 MHz, 28 MHz or 56 MHz.



3 Pin descriptions

Figure 3. STM32F103xx performance line LQFP64 pinout





Figure 4. STM32F103xx performance line LQFP48 pinout








Figure 5. STM32F101xx Medium-density access line VFQFPN36 pinout



	Pins		-		(5)		Alternate fund	ctions
LQFP48	LQFP64	VFQFPN36	Pin name	Type ⁽¹⁾	I / O Level ⁽²⁾	Main function ⁽³⁾ (after reset)	Default	Remap
1	1	-	V _{BAT}	S		V _{BAT}		
2	2	-	PC13-TAMPER- RTC ⁽⁴⁾	I/O		PC13 ⁽⁵⁾	TAMPER-RTC	
3	3	-	PC14-OSC32_IN ⁽⁴⁾	I/O		PC14 ⁽⁵⁾	OSC32_IN	
4	4	I	PC15- OSC32_OUT ⁽⁴⁾	I/O		PC15 ⁽⁵⁾	OSC32_OUT	
5	5	2	OSC_IN	Ι		OSC_IN		
6	6	3	OSC_OUT	0		OSC_OUT		
7	7	4	NRST	I/O		NRST		
-	8	-	PC0	I/O		PC0	ADC12_IN10	
-	9	-	PC1	I/O		PC1	ADC12_IN11	
-	10	-	PC2	I/O		PC2	ADC12_IN12	
-	11	-	PC3	I/O		PC3	ADC12_IN13	
8	12	5	V _{SSA}	S		V _{SSA}		
9	13	6	V _{DDA}	S		V _{DDA}		
10	14	7	PA0-WKUP	I/O		PA0	WKUP/USART2_CTS/ ADC12_IN0/ TIM2_CH1_ETR ⁽⁶⁾	
11	15	8	PA1	I/O		PA1	USART2_RTS/ ADC12_IN1/ TIM2_CH2 ⁽⁶⁾	
12	16	9	PA2	I/O		PA2	USART2_TX/ ADC12_IN2/ TIM2_CH3 ⁽⁶⁾	
13	17	10	PA3	I/O		PA3	USART2_RX/ ADC12_IN3/ TIM2_CH4 ⁽⁶⁾	
-	18	-	V _{SS_4}	S		V _{SS_4}		
-	19	-	V _{DD_4}	S		V_{DD_4}		
14	20	11	PA4	I/O		PA4	SPI1_NSS ^{(6)/} USART2_CK/ADC12_IN4	
15	21	12	PA5	I/O		PA5	SPI1_SCK ⁽⁶⁾ / ADC12_IN5	
16	22	13	PA6	I/O		PA6	SPI1_MISO ⁽⁶⁾ / ADC12_IN6/TIM3_CH1 ⁽⁶⁾	TIM1_BKIN
17	23	14	PA7	I/O		PA7	SPI1_MOSI ⁽⁶⁾ / ADC12_IN7/TIM3_CH2 ⁽⁶⁾	TIM1_CH1N
-	24		PC4	I/O		PC4	ADC12_IN14	
-	25		PC5	I/O		PC5	ADC12_IN15	

 Table 4.
 Low-density STM32F103xx pin definitions



	Pins				(2)		Alternate fund	ctions
LQFP48	LQFP64	VFQFPN36	Pin name	Type ⁽¹⁾	I / O Level ⁽²⁾	Main function ⁽³⁾ (after reset)	Default	Remap
18	26	15	PB0	I/O		PB0	ADC12_IN8/TIM3_CH3 ⁽⁶⁾	TIM1_CH2N
19	27	16	PB1	I/O		PB1	ADC12_IN9/TIM3_CH4 ⁽⁶⁾	TIM1_CH3N
20	28	17	PB2 / BOOT1	I/O	FT	PB2/BOOT1		
21	29	-	PB10	I/O	FT	PB10		TIM2_CH3
22	30	-	PB11	I/O	FT	PB11		TIM2_CH4
23	31	18	V _{SS_1}	S		V _{SS_1}		
24	32	19	V _{DD_1}	S		V _{DD_1}		
25	33	-	PB12	I/O	FT	PB12	TIM1_BKIN ⁽⁶⁾	
26	34	-	PB13	I/O	FT	PB13	TIM1_CH1N ⁽⁶⁾	
27	35	-	PB14	I/O	FT	PB14	TIM1_CH2N ⁽⁶⁾	
28	36	-	PB15	I/O	FT	PB15	TIM1_CH3N ⁽⁶⁾	
-	37	-	PC6	I/O	FT	PC6		TIM3_CH1
	38	-	PC7	I/O	FT	PC7		TIM3_CH2
	39	-	PC8	I/O	FT	PC8		TIM3_CH3
-	40	-	PC9	I/O	FT	PC9		TIM3_CH4
29	41	20	PA8	I/O	FT	PA8	USART1_CK/ TIM1_CH1/MCO	
30	42	21	PA9	I/O	FT	PA9	USART1_TX ⁽⁶⁾ / TIM1_CH2 ⁽⁶⁾	
31	43	22	PA10	I/O	FT	PA10	USART1_RX ⁽⁶⁾ / TIM1_CH3	
32	44	23	PA11	I/O	FT	PA11	USART1_CTS/ CANRX ⁽⁶⁾ / TIM1_CH4 / USBDM	
33	45	24	PA12	I/O	FT	PA12	USART1_RTS/ CANTX ⁽⁶⁾ / TIM1_ETR / USBDP	
34	46	25	PA13/JTMS/SWDIO	I/O	FT	JTMS/SWDIO	PA13	
35	47	26	V _{SS_2}	S		V _{SS_2}		
36	48	27	V _{DD_2}	S		V _{DD_2}		
37	49	28	PA14/JTCK/SWCLK	I/O	FT	JTCK/SWCLK	PA14	
38	50	29	PA15/JTDI	I/O	FT	JTDI	PA15	TIM2_CH1_ETR/ SPI1_NSS
-	51		PC10	I/O	FT	PC10		
-	52		PC11	I/O	FT	PC11		
-	53		PC12	I/O	FT	PC12		
5	5	2	PD0	I/O	FT	OSC_IN ⁽⁷⁾		CANRX

Table 4.	Low-density	STM32F103xx pin	definitions	(continued)
----------	-------------	-----------------	-------------	-------------



	Pins				(2)		Alternate fui	nctions
LQFP48	LQFP64	VFQFPN36	Pin name	Type ⁽¹⁾	I / O Level ⁽²⁾	Main function ⁽³⁾ (after reset)	Default	Remap
6	6	3	PD1	I/O	FT	OSC_OUT ⁽⁷⁾		CANTX
	54	-	PD2	I/O	FT	PD2	TIM3_ETR	
39	55	30	PB3/JTDO	I/O	FT	JTDO	PB3/TRACESWO	TIM2_CH2 / SPI1_SCK
40	56	31	PB4/JNTRST	I/O	FT	JNTRST	PB4	TIM3_CH1 / SPI1_MISO
41	57	32	PB5	I/O		PB5	I2C1_SMBAI	TIM3_CH2 / SPI1_MOSI
42	58	33	PB6	I/O	FT	PB6	I2C1_SCL ⁽⁶⁾ /	USART1_TX
43	59	34	PB7	I/O	FT	PB7	I2C1_SDA ⁽⁶⁾	USART1_RX
44	60	35	BOOT0	Ι		BOOT0		
45	61	-	PB8	I/O	FT	PB8		I2C1_SCL / CANRX
46	62	-	PB9	I/O	FT	PB9		I2C1_SDA / CANTX
47	63	36	V _{SS_3}	S		V _{SS_3}		
48	64	1	V _{DD_3}	S		V _{DD_3}		

Table 4. Low-density STM32F103xx pin definitions (continued)

1. I = input, O = output, S = supply, HiZ = high impedance.

2. FT = 5 V tolerant.


- Function availability depends on the chosen device. For devices having reduced peripheral counts, it is always the lower number of peripheral that is included. For example, if a device has only one SPI and two USARTs, they will be called SPI1 and USART1 & USART2, respectively. Refer to *Table 2 on page 8*.
- 4. PC13, PC14 and PC15 are supplied through the power switch and since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 is restricted: only one I/O at a time can be used as an output, the speed has to be limited to 2 MHz with a maximum load of 30 pF and these I/Os must not be used as a current source (e.g. to drive an LED)
- 5. Main function after the first backup domain power-up. Later on, it depends on the contents of the Backup registers even after reset (because these registers are not reset by the main reset). For details on how to manage these IOs, refer to the Battery backup domain and BKP register description sections in the STM32F10xxx reference manual, available from the STMicroelectronics website: www.st.com.
- This alternate function can be remapped by software to some other port pins (if available on the used package). For more
 details, refer to the Alternate function I/O and debug configuration section in the STM32F10xxx reference manual, available
 from the STMicroelectronics website: www.st.com.
- 7. The pins number 2 and 3 in the VFQFPN36 package, and 5 and 6 in the LQFP48 and LQFP64 packages are configured as OSC_IN/OSC_OUT after reset, however the functionality of PD0 and PD1 can be remapped by software on these pins. For more details, refer to the Alternate function I/O and debug configuration section in the STM32F10xxx reference manual.



4 Memory mapping

The memory map is shown in Figure 6.

Figure 6. Memory map



57

5 Electrical characteristics

5.1 Test conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

5.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A max$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\Sigma$).

5.1.2 Typical values

Unless otherwise specified, typical data are based on $T_A = 25$ °C, $V_{DD} = 3.3$ V (for the 2 V \leq V_{DD} \leq 3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\Sigma$).

5.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

5.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 7*.

5.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 8.






Figure 7. **Pin loading conditions** Figure 8.

Power supply scheme 5.1.6





Figure 9. Power supply scheme





5.1.7 Current consumption measurement




Figure 10. Current consumption measurement scheme

5.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 5: Voltage characteristics*, *Table 6: Current characteristics*, and *Table 7: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Symbol	Ratings	Min	Мах	Unit
V _{DD} -V _{SS}	External main supply voltage (including V_{DDA} and $V_{DD})^{(1)}$	-0.3	4.0	
V	Input voltage on five volt tolerant pin ⁽²⁾	V _{SS} -0.3	+5.5	V
V _{IN}	Input voltage on any other pin ⁽²⁾	V _{SS} -0.3	V _{DD} +0.3	
$ \Delta V_{DDx} $	Variations between different V _{DD} power pins		50	mV
$ V_{SSX} - V_{SS} $	Variations between all the different ground pins		50	IIIV
V _{ESD(HBM)}	ctrostatic discharge voltage (human body del) see Section 5.3.11: Absolute maximum ratings (electrical sensitivity)			

 Table 5.
 Voltage characteristics

1. All main power (V_{DD} , V_{DDA}) and ground (V_{SS} , V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

2. I_{INJ(PIN)} must never be exceeded (see *Table 6: Current characteristics*). This is implicitly insured if V_{IN} maximum is respected. If V_{IN} maximum cannot be respected, the injection current must be limited externally to the I_{INJ(PIN)} value. A positive injection is induced by V_{IN}> V_{IN}max while a negative injection is induced by V_{IN} < V_{SS}.



Symbol	Ratings	Max.	Unit
I _{VDD}	I_{VDD} Total current into V_{DD}/V_{DDA} power lines (source) ⁽¹⁾		
I _{VSS}	Total current out of V_{SS} ground lines (sink) ⁽¹⁾	150	
I	Output current sunk by any I/O and control pin	25	
Ι _{ΙΟ}	Output current source by any I/Os and control pin	-25	mA
	Injected current on NRST pin	± 5	IIIA
I _{INJ(PIN)} ⁽²⁾⁽³⁾	Injected current on HSE OSC_IN and LSE OSC_IN pins	± 5	
	Injected current on any other pin ⁽⁴⁾	± 5	
$\Sigma I_{\rm INJ(PIN)}^{(2)}$	Total injected current (sum of all I/O and control pins) ⁽⁴⁾	± 25	

Table 6.Current characteristics

1. All main power (V_{DD} , V_{DDA}) and ground (V_{SS} , V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

I_{INJ(PIN)} must never be exceeded. This is implicitly insured if V_{IN} maximum is respected. If V_{IN} maximum cannot be respected, the injection current must be limited externally to the I_{INJ(PIN)} value. A positive injection is induced by V_{IN} > V_{DD} while a negative injection is induced by V_{IN} < V_{SS}.

3. Negative injection disturbs the analog performance of the device. See note in *Section 5.3.17: 12-bit ADC characteristics*.

4. When several inputs are submitted to a current injection, the maximum Σl_{INJ(PIN)} is the absolute sum of the positive and negative injected currents (instantaneous values). These results are based on characterization with Σl_{INJ(PIN)} maximum current injection on four I/O port pins of the device.

Table 7.Thermal characteristics

Symbol	Symbol Ratings		Unit
T _{STG}	Storage temperature range	–65 to +150	°C
TJ	Maximum junction temperature	150	°C

5.3 Operating conditions

5.3.1 General operating conditions

Table 8.General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
f _{HCLK}	Internal AHB clock frequency		0	72	
f _{PCLK1}	Internal APB1 clock frequency		0	36	MHz
f _{PCLK2}	Internal APB2 clock frequency		0	72	
V_{DD}	Standard operating voltage		2	3.6	V
V (1)	Analog operating voltage (ADC not used)	Must be the same potential	2	3.6	V
V _{DDA} ⁽¹⁾	Analog operating voltage (ADC used)	as V _{DD} ⁽²⁾	2.4	3.6	V
V _{BAT}	Backup operating voltage		1.8	3.6	V



Symbol	Parameter	Conditions	Min	Max	Unit	
	Power dissipation at $T_A = 85 \degree C$	LQFP64		444		
PD	for suffix 6 or $T_A = 105$ °C for	LQFP48		363	mW	
	suffix 7 ⁽³⁾	VFQFPN36		1110		
	Ambient temperature for 6	Maximum power dissipation	-40	85	°C	
Та	suffix version	Low power dissipation ⁽⁴⁾	-40	105		
IA	Ambient temperature for 7	Maximum power dissipation	-40	105	°C	
	suffix version	Low power dissipation ⁽⁴⁾	-40	125	C	
TJ	Junction temperature range	6 suffix version	-40	105	°C	
	Sunction temperature range	7 suffix version	-40	125	C	

 Table 8.
 General operating conditions (continued)

1. When the ADC is used, refer to Table 44: ADC characteristics.

2. It is recommended to power V_{DD} and V_{DDA} from the same source. A maximum difference of 300 mV between V_{DD} and V_{DDA} can be tolerated during power-up and operation.

3. If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_J max (see *Table 6.2: Thermal characteristics on page 68*).

In low power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_Jmax (see *Table 6.2: Thermal characteristics on page 68*).

5.3.2 Operating conditions at power-up / power-down

Subject to general operating conditions for T_A.

Symbol	Parameter	Conditions	Min	Max	Unit
	V _{DD} rise time rate		0	8	µs/V
^I VDD	V _{DD} fall time rate		20	8	μ5/ ۷

Table 9. Operating conditions at power-up / power-down

5.3.3 Embedded reset and power control block characteristics

The parameters given in *Table 10* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 8*.



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		PLS[2:0]=000 (rising edge)	2.1	2.18	2.26	V
		PLS[2:0]=000 (falling edge)	2	2.08	2.16	V
		PLS[2:0]=001 (rising edge)	2.19	2.28	2.37	V
		PLS[2:0]=001 (falling edge)	2.09	2.18	2.27	V
		PLS[2:0]=010 (rising edge)	2.28	2.38	2.48	V
		PLS[2:0]=010 (falling edge)	2.18	2.28	2.38	V
		PLS[2:0]=011 (rising edge)	2.38	2.48	2.58	V
V	Programmable voltage detector level selection	PLS[2:0]=011 (falling edge)	2.28	2.38	2.48	V
V _{PVD}		PLS[2:0]=100 (rising edge)	2.47	2.58	2.69	V
		PLS[2:0]=100 (falling edge)	2.37	2.48	2.59	V
		PLS[2:0]=101 (rising edge)	2.57	2.68	2.79	V
		PLS[2:0]=101 (falling edge)	2.47	2.58	2.69	V
		PLS[2:0]=110 (rising edge)	2.66	2.78	2.9	V
		PLS[2:0]=110 (falling edge)	2.56	2.68	2.8	V
		PLS[2:0]=111 (rising edge)	2.76	2.88	3	V
		PLS[2:0]=111 (falling edge)	2.66	2.78	2.9	V
V _{PVDhyst} ⁽²⁾	PVD hysteresis			100		mV
M	Power on/power down	Falling edge	1.8 ⁽¹⁾	1.88	1.96	V
V _{POR/PDR}	reset threshold	Rising edge	1.84	1.92	2.0	V
V _{PDRhyst} ⁽²⁾	PDR hysteresis			40		mV
RSTTEMPO ⁽²⁾	Reset temporization		1	2.5	4.5	ms

 Table 10.
 Embedded reset and power control block characteristics

1. The product behavior is guaranteed by design down to the minimum $V_{\text{POR/PDR}}$ value.

2. Guaranteed by design, not tested in production.

57

5.3.4 Embedded reference voltage

The parameters given in *Table 11* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 8*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V	Internal reference voltage	$-40 \ ^{\circ}\text{C} < \text{T}_{\text{A}} < +105 \ ^{\circ}\text{C}$	1.16	1.20	1.26	V
V _{REFINT}	Internal reference voltage	−40 °C < T _A < +85 °C	1.16	1.20	1.24	V
T _{S_vrefint} ⁽¹⁾	ADC sampling time when reading the internal reference voltage			5.1	17.1 ⁽²⁾	μs

Table 11. Embedded internal reference voltage

1. Shortest sampling time can be determined in the application by multiple iterations.

2. Guaranteed by design, not tested in production.

5.3.5 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 10: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to Dhrystone 2.1 code.

Maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load)
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted to the f_{HCLK} frequency (0 wait state from 0 to 24 MHz, 1 wait state from 24 to 48 MHz and 2 wait states above)
- Prefetch in ON (reminder: this bit must be set before clock setting and bus prescaling)
- When the peripherals are enabled $f_{PCLK1} = f_{HCLK}/2$, $f_{PCLK2} = f_{HCLK}$

The parameters given in *Table 12*, *Table 13* and *Table 14* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 8*.



Symbol	Parameter	Conditions	4	Ма	ax ⁽¹⁾	Unit
Symbol	Farameter	Conditions	fhclk	T _A = 85 °C	T _A = 105 °C	Unit
			72 MHz	45	46	
			48 MHz	32	33	
		External clock ⁽²⁾ , all	36 MHz	26	27	
		peripherals enabled	24 MHz	18	19	
			16 MHz	13	14	
	Supply current in		8 MHz	7	8	mA
IDD	Run mode		72 MHz	30	31	ШA
			48 MHz	23	24	
		External clock ⁽²⁾ , all	36 MHz	19	20	-
		peripherals disabled	24 MHz	13	14	
			16 MHz	10	11	
			8 MHz	6	7	

Table 12.Maximum current consumption in Run mode, code with data processing
running from Flash

1. Based on characterization, tested in production at V_{DD} max, f_{HCLK} max.

2. External clock is 8 MHz and PLL is on when f_{HCLK} > 8 MHz.

Table 13.Maximum current consumption in Run mode, code with data processing
running from RAM

Symbol	Parameter	Conditions	£ .	Ма	ax ⁽¹⁾	Unit
Symbol	Falametei	Conditions	f _{HCLK}	T _A = 85 °C	T _A = 105 °C	Onic
			72 MHz	41	42	
			48 MHz	27	28	
		External clock ⁽²⁾ , all	36 MHz	20	21	
		peripherals enabled	24 MHz	14	15	
			16 MHz	10	11	
	Supply current in		8 MHz	6	7	mA
I _{DD}	Run mode		72 MHz	27	28	ША
			48 MHz	19	20	
		External clock ⁽²⁾ , all	36 MHz	15	16	
		peripherals disabled	24 MHz	10	11	
			16 MHz	7	8	
			8 MHz	5	6	

1. Based on characterization, tested in production at V_{DD} max, f_{HCLK} max.

2. External clock is 8 MHz and PLL is on when $\rm f_{HCLK}$ > 8 MHz.







Figure 11. Typical current consumption in Run mode versus frequency (at 3.6 V) - code with data processing running from RAM, peripherals enabled

Figure 12. Typical current consumption in Run mode versus frequency (at 3.6 V) - code with data processing running from RAM, peripherals disabled



Symbol	Parameter	Conditions	f	Max	к ⁽¹⁾	Unit
Symbol	Farameter	Conditions	fHCLK	T _A = 85 °C	T _A = 105 °C	Onit
			72 MHz	26	27	
			48 MHz	17	18	
		External clock ⁽²⁾ , all	36 MHz	14	15	
		peripherals enabled	24 MHz	10	11	
			16 MHz	7	8	
	Supply current in		8 MHz	4	5	mA
IDD	Sleep mode		72 MHz	7.5	8	ШA
			48 MHz	6	6.5	
		External clock ⁽²⁾ , all	36 MHz	5	5.5	
		peripherals disabled	24 MHz	4.5	5	
			16 MHz	4	4.5	
			8 MHz	3	4	

Table 14.Maximum current consumption in Sleep mode, code running from Flash
or RAM

1. Data based on characterization results, tested in production at $V_{\text{DD}\mbox{ max}},\,f_{\text{HCLK}}\,\text{max}.$

2. External clock is 8 MHz and PLL is on when f_{HCLK} > 8 MHz.




57


Symbol	Parameter	Conditions	Typ ⁽¹⁾		Мах			
			V _{DD} /V _{BAT} = 2.4 V	V _{DD} /V _{BAT} = 3.3 V	T _A = 85 °C	T _A = 105 °C	Unit	
I _{DD}	Supply current in Stop mode	Regulator in Run mode, low-speed and high-speed internal RC oscillators and high-speed oscillator OFF (no independent watchdog)	21.3	21.7	160	200		
		Regulator in Low Power mode, low- speed and high-speed internal RC oscillators and high-speed oscillator OFF (no independent watchdog)	11.3	11.7	145	185		
	Supply current in Standby mode	Low-speed internal RC oscillator and independent watchdog ON	2.75	3.4	-	-	μA	
		Low-speed internal RC oscillator ON, independent watchdog OFF	2.55	3.2	-	-		
		Low-speed internal RC oscillator and independent watchdog OFF, low-speed oscillator and RTC OFF	1.55	1.9	3.2	4.5		
I _{DD_VBAT}	Backup domain supply current	Low-speed oscillator and RTC ON	1.1	1.4	1.9 ⁽²⁾	2.2		


Table 15. Typical and maximum current consumptions in Stop and Standby modes

1. Typical values are measured at $T_A = 25$ °C.

2. Based on characterization, not tested in production.











Figure 15. Typical current consumption in Standby mode versus temperature at V_{DD} = 3.3 V and 3.6 V





Typical current consumption

The MCU is placed under the following conditions:

- All I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load).
- All peripherals are disabled except if it is explicitly mentioned.
- The Flash access time is adjusted to f_{HCLK} frequency (0 wait state from 0 to 24 MHz, 1 wait state from 24 to 48 MHz and 2 wait states above).
- Ambient temperature and V_{DD} supply voltage conditions summarized in *Table 8*.
- Prefetch is ON (Reminder: this bit must be set before clock setting and bus prescaling)
- When the peripherals are enabled $f_{PCLK1} = f_{HCLK}/4$, $f_{PCLK2} = f_{HCLK}/2$, $f_{ADCCLK} = f_{PCLK2}/4$

Table 16.Typical current consumption in Run mode, code with data processing
running from Flash

	Parameter	Conditions	f _{HCLK}	Ту			
Symbol				All peripherals enabled ⁽²⁾	All peripherals disabled	Unit	
	Supply current in	External clock ⁽³⁾	72 MHz	31.3	24.5		
			48 MHz	21.9	17.4		
			36 MHz	17.2	13.8		
			24 MHz	11.2	8.9	mA	
			16 MHz	8.1	6.6		
			8 MHz	5	4.2		
			4 MHz	3	2.6		
			2 MHz	2	1.8		
			1 MHz	1.5	1.4		
			500 kHz	1.2	1.2		
1			125 kHz	1.05	1		
I _{DD}	Run mode	Running on high speed internal RC (HSI), AHB prescaler used to reduce the frequency	64 MHz	27.6	21.6		
			48 MHz	21.2	16.7		
			36 MHz	16.5	13.1		
			24 MHz	10.5	8.2		
			16 MHz	7.4	5.9	mA	
			8 MHz	4.3	3.6		
			4 MHz	2.4	2		
			2 MHz	1.5	1.3		
			1 MHz	1	0.9		
			500 kHz	0.7	0.65		
			125 kHz	0.5	0.45		

1. Typical values are measures at T_A = 25 °C, V_{DD} = 3.3 V.

2. Add an additional power consumption of 0.8 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is on (ADON bit is set in the ADC_CR2 register).

3. External clock is 8 MHz and PLL is on when f_{HCLK} > 8 MHz.



				Туј	o ⁽¹⁾	
Symbol	Parameter	Conditions	f _{HCLK}	All peripherals enabled ⁽²⁾		Unit
			72 MHz	12.6	5.3	
			48 MHz	8.7	3.8	
			36 MHz	6.7	3.1	
			24 MHz	4.8	2.3	
			16 MHz	3.4	1.8	
		External clock ⁽³⁾	8 MHz	2	1.2	
			4 MHz	1.5	1.1	
			2 MHz	1.25	1	
	1 MHz 1.1 0.98	0.98				
			500 kHz	1.05	0.96	
	Supply current in		125 kHz	1	0.95	mA
I _{DD}	Sleep mode		64 MHz	10.6	4.2	mA
			48 MHz	8.1	3.2	
			36 MHz	6.1	2.5	
			24 MHz	4.2	1.7	
		Running on high speed internal RC	16 MHz	2.8	1.2	
		(HSI), AHB prescaler	8 MHz	1.4	0.55	
	1	used to reduce the frequency	4 MHz	0.9	0.5	
		. ,	2 MHz	0.7	0.45	
			1 MHz	0.55	0.42	
			500 kHz	0.48	0.4	
			125 kHz	0.4	0.38	

Table 17.Typical current consumption in Sleep mode, code with data processing
code running from Flash or RAM

1. Typical values are measures at T_A = 25 °C, V_{DD} = 3.3 V.

2. Add an additional power consumption of 0.8 mA per ADC for the analog part. In applications, this consumption occurs only while the ADC is on (ADON bit is set in the ADC_CR2 register).

3. External clock is 8 MHz and PLL is on when f_{HCLK} > 8 MHz.



On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in *Table 18*. The MCU is placed under the following conditions:

- all I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load)
- all peripherals are disabled unless otherwise mentioned
- the given value is calculated by measuring the current consumption
 - with all peripherals clocked off
 - with only one peripheral clocked on
- ambient operating temperature and V_{DD} supply voltage conditions summarized in Table 5

Pe	ripheral	Typical consumption at 25 °C	Unit
	TIM2	1.2	
	ТІМЗ	1.2	
APB1	USART2	0.35	mA
	12C	0.39	ША
	USB	0.65	
	CAN	0.72	
	GPIO A	0.47	
	GPIO B	0.47	
	GPIO C	0.47	
	GPIO D	0.47	
APB2	ADC1 ⁽²⁾	1.81	mA
	ADC2	1.78	
	TIM1	1.6	
	SPI	0.43	
	USART1	0.85	

 Table 18.
 Peripheral current consumption⁽¹⁾

1. $f_{HCLK} = 72 \text{ MHz}, f_{APB1} = f_{HCLK}/2, f_{APB2} = f_{HCLK}$, default prescaler value for each peripheral.

2. Specific conditions for ADC: $f_{HCLK} = 56 \text{ MHz}$, $f_{APB1} = f_{HCLK}/2$, $f_{APB2} = f_{HCLK}$, $f_{ADCCLK} = f_{APB2/4}$, ADON bit in the ADC_CR2 register is set to 1.

5.3.6 External clock source characteristics

High-speed external user clock generated from an external source

The characteristics given in *Table 19* result from tests performed using an high-speed external clock source, and under ambient temperature and supply voltage conditions summarized in *Table 8*.



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSE_ext}	User external clock source frequency ⁽¹⁾		0	8	25	MHz
V _{HSEH}	OSC_IN input pin high level voltage		$0.7 V_{DD}$		V _{DD}	v
V _{HSEL}	OSC_IN input pin low level voltage		V_{SS}		$0.3V_{\text{DD}}$	
t _{w(HSE)} t _{w(HSE)}	OSC_IN high or low time ⁽¹⁾		16			ns
t _{r(HSE)} t _{f(HSE)}	OSC_IN rise or fall time ⁽¹⁾				5	0
١ _L	OSC_IN Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$			±1	μA

Table 19. High-speed external user clock characteristics

1. Guaranteed by design, not tested in production.

Low-speed external user clock generated from an external source

The characteristics given in *Table 20* result from tests performed using an low-speed external clock source, and under ambient temperature and supply voltage conditions summarized in *Table 8*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LSE_ext}	User External clock source frequency ⁽¹⁾			32.768	1000	kHz
V _{LSEH}	OSC32_IN input pin high level voltage		0.7V _{DD}		V _{DD}	v
V _{LSEL}	OSC32_IN input pin low level voltage		V _{SS}		0.3V _{DD}	v
t _{w(LSE)} t _{w(LSE)}	OSC32_IN high or low time ⁽¹⁾		450			ns
t _{r(LSE)} t _{f(LSE)}	OSC32_IN rise or fall time ⁽¹⁾				5	115
١L	OSC32_IN Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$			±1	μA

Table 20. Low-speed external user clock characteristics

1. Guaranteed by design, not tested in production.



57

Figure 16. High-speed external clock source AC timing diagram





Figure 17. Low-speed external clock source AC timing diagram



High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 16 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 21*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{OSC_IN}	Oscillator frequency		4	8	16	MHz
R _F	Feedback resistor			200		kΩ
C _{L1} C _{L2} ⁽³⁾	Recommended load capacitance versus equivalent serial resistance of the crystal $(R_S)^{(4)}$	R _S = 30 Ω		30		pF
i ₂	HSE driving current	V_{DD} = 3.3 V, V_{IN} = V_{SS} with 30 pF load			1	mA
9 _m	Oscillator transconductance	Startup	25			mA/V
$t_{SU(HSE}^{(5)}$	startup time	V_{DD} is stabilized		2		ms

 Table 21.
 HSE 4-16 MHz oscillator characteristics^{(1) (2)}

1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.

2. Based on characterization, not tested in production.

- 3. For C_{L1} and C_{L2} it is recommended to use high-quality ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator. C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} .
- 4. The relatively low value of the RF resistor offers a good protection against issues resulting from use in a humid environment, due to the induced leakage and the bias condition change. However, it is recommended to take this point into account if the MCU is used in tough humidity conditions.
- t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer




Figure 18. Typical application with an 8 MHz crystal

1. R_{EXT} value depends on the crystal characteristics. Typical value is in the range of 5 to 6R_S.

Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 22*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).



- Note: For C_{L1} and C_{L2} it is recommended to use high-quality ceramic capacitors in the 5 pF to 15 pF range selected to match the requirements of the crystal or resonator. C_{L1} and C_{L2} , are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . Load capacitance C_L has the following formula: $C_L = C_{L1} \times C_{L2} / (C_{L1} + C_{L2}) + C_{stray}$ where C_{stray} is the pin capacitance and board or trace PCB-related capacitance. Typically, it is between 2 pF and 7 pF.
- **Caution:** To avoid exceeding the maximum value of C_{L1} and C_{L2} (15 pF) it is strongly recommended to use a resonator with a load capacitance $C_L \leq 7$ pF. Never use a resonator with a load capacitance of 12.5 pF.

Example: if you choose a resonator with a load capacitance of $C_L = 6 \text{ pF}$, and $C_{stray} = 2 \text{ pF}$, then $C_{L1} = C_{L2} = 8 \text{ pF}$.


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _F	Feedback resistor			5		MΩ
C _{L1} C _{L2} ⁽²⁾	Recommended load capacitance versus equivalent serial resistance of the crystal $(R_S)^{(3)}$	R _S = 30 kΩ			15	pF
l ₂	LSE driving current	V_{DD} = 3.3 V, V_{IN} = V_{SS}			1.4	μA
9 _m	Oscillator Transconductance		5			μA/V
$t_{\rm SU(LSE)}^{(4)}$	startup time	V_{DD} is stabilized		3		s

 Table 22.
 LSE oscillator characteristics (f_{LSE} = 32.768 kHz) ⁽¹⁾

1. Based on characterization, not tested in production.

- 2. Refer to the note and caution paragraphs above the table.
- 3. The oscillator selection can be optimized in terms of supply current using an high quality resonator with small R_S value for example MSIV-TIN32.768kHz. Refer to crystal manufacturer for more details
- t_{SU(LSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

Figure 19. Typical application with a 32.768 kHz crystal



5.3.7 Internal clock source characteristics

The parameters given in *Table 23* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 8*.



High-speed internal (HSI) RC oscillator

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI}	Frequency			8		MHz
	$T_A = -40$ to 105 °C		±1	±3	%	
100		$T_A = -10$ to 85 °C		±1	±2.5	%
ACCHSI	Accuracy of HSI oscillator	$T_A = 0$ to 70 °C		±1	±2.2	%
	ACC _{HSI} Accuracy of HSI oscillator	T _A = 25 °C		±1	<u>+2</u>	%
t _{su(HSI)}	HSI oscillator start up time		1		2	μs
I _{DD(HSI)}	HSI oscillator power consumption			80	100	μΑ

Table 23. HSI oscillator characteristics^{(1) (2)}

1. Guaranteed by design, not tested in production.

2. $V_{DD} = 3.3$ V, $T_A = -40$ to 105 °C unless otherwise specified.

Low-speed internal (LSI) RC oscillator

Table 24. LSI oscillator characteristics ⁽¹⁾

Symbol	Parameter	Min	Тур	Max	Unit
f _{LSI} ⁽²⁾	Frequency	30	40	60	kHz
t _{su(LSI)} ⁽³⁾	LSI oscillator startup time			85	μs
I _{DD(LSI)} ⁽³⁾	LSI oscillator power consumption		0.65	1.2	μA

1. V_{DD} = 3 V, T_A = -40 to 105 °C unless otherwise specified.

2. Based on characterization, not tested in production.

3. Guaranteed by design, not tested in production.

Wakeup time from low-power mode

The wakeup times given in *Table 25* is measured on a wakeup phase with a 8-MHz HSI RC oscillator. The clock source used to wake up the device depends from the current operating mode:

- Stop or Standby mode: the clock source is the RC oscillator
- Sleep mode: the clock source is the clock that was set before entering Sleep mode.

All timings are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 8*.



	zen penel mede naneap			
Symbol	Parameter	Conditions	Тур	Unit
t _{WUSLEEP} ⁽¹⁾	Wakeup from Sleep mode	Wakeup on HSI RC clock	1.8	μs
. (1)	Wakeup from Stop mode (regulator in run mode)	HSI RC wakeup time = 2 µs	3.6	110
twustop ⁽¹⁾	Wakeup from Stop mode (regulator in low power mode)	HSI RC wakeup time = 2 μ s, Regulator wakeup from LP mode time = 5 μ s	5.4	μs
t _{WUSTDBY} ⁽¹⁾	Wakeup from Standby mode	HSI RC wakeup time = 2 μ s, Regulator wakeup from power down time = 38 μ s	50	μs

Table 25. Low-power mode wakeup timings

1. The wakeup times are measured from the wakeup event to the point in which the user application code reads the first instruction.

5.3.8 PLL characteristics

The parameters given in *Table 26* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 8*.

Symbol	Parameter	Test conditions		Value			
	Parameter	Test conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit	
f	PLL input clock ⁽²⁾		1	8.0	25	MHz	
f _{PLL_IN}	PLL input clock duty cycle		40		60	%	
f _{PLL_OUT}	PLL multiplier output clock		16		72	MHz	
t _{LOCK}	PLL lock time				200	μs	

Table 26. PLL characteristics

1. Based on characterization, not tested in production.

2. Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by $f_{\mathsf{PLL}_\mathsf{OUT}}$.

5.3.9 Memory characteristics

Flash memory

The characteristics are given at $T_A = -40$ to 105 °C unless otherwise specified.

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
t _{prog}	16-bit programming time	$T_A = -40$ to +105 °C	40	52.5	70	μs
t _{ERASE}	Page (1 KB) erase time	$T_A = -40$ to +105 °C	20		40	ms
t _{ME}	Mass erase time	$T_A = -40$ to +105 °C	20		40	ms

Table 27. Flash memory characteristics





Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
		Read mode $f_{HCLK} = 72 \text{ MHz with 2 wait}$ states, V _{DD} = 3.3 V			20	mA
I _{DD}	Supply current	Write / Erase modes f _{HCLK} = 72 MHz, V _{DD} = 3.3 V			5	mA
		Power-down mode / Halt, $V_{DD} = 3.0$ to 3.6 V			50	μA
V _{prog}	Programming voltage		2		3.6	V

Table 27. Flash memory characteristics (continued)

1. Guaranteed by design, not tested in production.

Table 28. Flash memory endurance and data retention

Symbol	ol Parameter Conditions		Value			Unit
Symbol Parameter		Conditions	Min ⁽¹⁾	Тур	Max	Unit
N _{END}	Endurance	$T_A = -40$ to +85 °C (6 suffix versions) $T_A = -40$ to +105 °C (7 suffix versions)	10			kcycles
		1 kcycle ⁽²⁾ at $T_A = 85 \ ^{\circ}C$	30			
t _{RET}	Data retention	1 kcycle ⁽²⁾ at $T_A = 105 \ ^\circ C$	10			Years
		10 kcycles ⁽²⁾ at T _A = 55 °C	20			

1. Based on characterization, not tested in production.

2. Cycling performed over the whole temperature range.

5.3.10 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 1000-4-2 standard.
- **FTB**: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 1000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 29*. They are based on the EMS levels and classes defined in application note AN1709.



Table 29. E	MS characteristics
-------------	--------------------

Symbol	Parameter	Conditions	Level/ Class
V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	$V_{DD} = 3.3 \text{ V}, T_A = +25 \text{ °C},$ f _{HCLK} = 72 MHz conforms to IEC 1000-4-2	2B
V _{EFTB}	Fast transient voltage burst limits to be applied through 100 pF on V_{DD} and V_{SS} pins to induce a functional disturbance	$V_{DD} = 3.3 \text{ V}, T_A = +25 \text{ °C},$ f _{HCLK} = 72 MHz conforms to IEC 1000-4-4	4A

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with SAE J 1752/3 standard which specifies the test board and the pin loading.

Symbol Parameter		Conditions	Monitored	Max vs. [f	Unit	
	i urumeter		frequency band	8/48 MHz	8/72 MHz	Onit
		level $V_{DD} = 3.3 \text{ V}, \text{ T}_{A} = 25 \text{ °C}$	0.1 to 30 MHz	12	12	
6	Pook loval		30 to 130 MHz	22	19	dBµV
S _{EMI}	Peak level		130 MHz to 1GHz	23	29	
			SAE EMI Level	4	4	-

Table 30. EMI characteristics



5.3.11 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts \times (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

Table 31. ESD absolute maximum ratings

Symbol	Ratings	Conditions	Class	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	$T_A = +25 \text{ °C}$ conforming to JESD22-A114	2	2000	V
V _{ESD(CDM)}	Electrostatic discharge voltage (charge device model)	$T_A = +25 \text{ °C}$ conforming to JESD22-C101	11	500	•

1. Based on characterization results, not tested in production.

Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 32. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	$T_A = +105$ °C conforming to JESD78A	II level A



5.3.12 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 33* are derived from tests performed under the conditions summarized in *Table 8*. All I/Os are CMOS and TTL compliant.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
V _{IL}	Input low level voltage		-0.5		0.8		
V _{IH}	Standard IO input high level voltage	TTL ports	2		V _{DD} +0.5	V	
	IO FT ⁽¹⁾ input high level voltage		2		5.5V		
V _{IL}	Input low level voltage	CMOS porto	-0.5		0.35 V _{DD}	v	
V _{IH}	Input high level voltage	CMOS ports	0.65 V _{DD}		V _{DD} +0.5	v	
M	Standard IO Schmitt trigger voltage hysteresis ⁽²⁾		200			mV	
V _{hys}	IO FT Schmitt trigger voltage hysteresis ⁽²⁾		5% V _{DD} ⁽³⁾			mV	
I	Input leakage current ⁽⁴⁾	V _{SS} ≤V _{IN} ≤V _{DD} Standard I/Os			±1		
l _{lkg}	input leakage current V	V _{IN} = 5 V I/O FT			3	μA	
R _{PU}	Weak pull-up equivalent resistor ⁽⁵⁾	$V_{IN} = V_{SS}$	30	40	50	kΩ	
R _{PD}	Weak pull-down equivalent resistor ⁽⁵⁾	$V_{IN} = V_{DD}$	30	40	50	kΩ	
C _{IO}	I/O pin capacitance			5		pF	

Table 33.I/O static characteristics

1. FT = Five-volt tolerant.

2. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization, not tested in production.

- 3. With a minimum of 100 mV.
- 4. Leakage could be higher than max. if negative current is injected on adjacent pins.
- 5. Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This MOS/NMOS contribution to the series resistance is minimum (~10% order).

All I/Os are CMOS and TTL compliant (no software configuration required), their characteristics consider the most strict CMOS-technology or TTL parameters:

- For V_{IH}:
 - if V_{DD} is in the [2.00 V 3.08 V] range: CMOS characteristics but TTL included
 - if V_{DD} is in the [3.08 V 3.60 V] range: TTL characteristics but CMOS included
- For V_{IL}:
 - if V_{DD} is in the [2.00 V 2.28 V] range: TTL characteristics but CMOS included
 - if V_{DD} is in the [2.28 V 3.60 V] range: CMOS characteristics but TTL included



Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to +/-8 mA, and sink +20 mA (with a relaxed V_{OL}).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 5.2*:

- The sum of the currents sourced by all the I/Os on V_{DD}, plus the maximum Run consumption of the MCU sourced on V_{DD}, cannot exceed the absolute maximum rating I_{VDD} (see *Table 6*).
- The sum of the currents sunk by all the I/Os on V_{SS} plus the maximum Run consumption of the MCU sunk on V_{SS} cannot exceed the absolute maximum rating I_{VSS} (see *Table 6*).

Output voltage levels

Unless otherwise specified, the parameters given in *Table 34* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 8*. All I/Os are CMOS and TTL compliant.

Symbol	Parameter	Conditions	Min	Max	Unit
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin when 8 pins are sunk at same time	TTL port I _{IO} = +8 mA		0.4	v
V _{OH} ⁽²⁾	Output high level voltage for an I/O pin when 8 pins are sourced at same time	$2.7 V < V_{DD} < 3.6 V$	V _{DD} -0.4		V
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin when 8 pins are sunk at same time	CMOS port I _{IO} =+ 8mA		0.4	v
V _{OH} ⁽²⁾	Output high level voltage for an I/O pin when 8 pins are sourced at same time	$2.7 \text{ V} < \text{V}_{\text{DD}} < 3.6 \text{ V}$	2.4		v
V _{OL} ⁽¹⁾⁽³⁾	Output low level voltage for an I/O pin when 8 pins are sunk at same time	l _{IO} = +20 mA		1.3	v
V _{OH} ⁽²⁾⁽³⁾	Output high level voltage for an I/O pin when 8 pins are sourced at same time	2.7 V < V _{DD} < 3.6 V	V _{DD} -1.3		v
V _{OL} ⁽¹⁾⁽³⁾	Output low level voltage for an I/O pin when 8 pins are sunk at same time	I _{IO} = +6 mA		0.4	V
V _{OH} ⁽²⁾⁽³⁾	Output high level voltage for an I/O pin when 8 pins are sourced at same time	2 V < V _{DD} < 2.7 V	V _{DD} -0.4		v

Table 34. Output voltage characteristics

1. The I_{IO} current sunk by the device must always respect the absolute maximum rating specified in *Table 6* and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VSS}.

2. The I_{IO} current sourced by the device must always respect the absolute maximum rating specified in Table 6 and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VDD}.

3. Based on characterization data, not tested in production.



Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 20* and *Table 35*, respectively.

Unless otherwise specified, the parameters given in *Table 35* are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in *Table 8*.

MODEx[1:0] bit value ⁽¹⁾	Symbol	Parameter	Conditions	Min	Max	Unit
	f _{max(IO)out}	Maximum frequency ⁽²⁾	$C_{L} = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 3.6 \text{ V}$		2	MHz
10	t _{f(IO)out}	Output high to low level fall time	C ₁ = 50 pF, V _{DD} = 2 V to 3.6 V		125 ⁽³⁾	ns
	t _{r(IO)out}	Output low to high level rise time	$V_{\rm L} = 50 \text{pr}, V_{\rm DD} = 2 \text{v} 10 3.0 \text{v}$		125 ⁽³⁾	115
	f _{max(IO)out}	Maximum frequency ⁽²⁾	$C_{L} = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 3.6 \text{ V}$		10	MHz
01	t _{f(IO)out}	Output high to low level fall time			25 ⁽³⁾	20
	t _{r(IO)out}	Output low to high level rise time	$C_{L} = 50 \text{ pF, } V_{DD} = 2 \text{ V to } 3.6 \text{ V}$		25 ⁽³⁾	ns
	F _{max(IO)out}	max(IO)out Maximum frequency ⁽²⁾	$C_{L} = 30 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$		50	MHz
			$C_{L} = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$		30	MHz
			$C_{L} = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 2.7 \text{ V}$		20	MHz
			$C_L = 30 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$		5 ⁽³⁾	
11	t _{f(IO)out}	Output high to low level fall time	$C_{L} = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$		8 ⁽³⁾	
			$C_L = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 2.7 \text{ V}$		12 ⁽³⁾	ns
			C_L = 30 pF, V_{DD} = 2.7 V to 3.6 V		5 ⁽³⁾	115
	t _{r(IO)out}	Output low to high level rise time	$C_{L} = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$		8 ⁽³⁾	
			$C_L = 50 \text{ pF}, V_{DD} = 2 \text{ V to } 2.7 \text{ V}$		12 ⁽³⁾	
-	t _{EXTIpw}	Pulse width of external signals detected by the EXTI controller		10		ns

 Table 35.
 I/O AC characteristics⁽¹⁾


1. The I/O speed is configured using the MODEx[1:0] bits. Refer to the STM32F10xxx reference manual for a description of GPIO Port configuration register.

2. The maximum frequency is defined in *Figure 20*.

3. Guaranteed by design, not tested in production.







5.3.13 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} (see *Table 33*).

Unless otherwise specified, the parameters given in *Table 36* are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in *Table 8*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)} ⁽¹⁾	NRST Input low level voltage		-0.5		0.8	v
V _{IH(NRST)} ⁽¹⁾	NRST Input high level voltage		2		V _{DD} +0.5	v
V _{hys(NRST)}	NRST Schmitt trigger voltage hysteresis			200		mV
R _{PU}	Weak pull-up equivalent resistor ⁽²⁾	$V_{IN} = V_{SS}$	30	40	50	kΩ
V _{F(NRST)} ⁽¹⁾	NRST Input filtered pulse				100	ns
V _{NF(NRST)} ⁽¹⁾	NRST Input not filtered pulse		300			ns

Table 36. NRST pin characteristics

1. Guaranteed by design, not tested in production.

2. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum (~10% order).






Figure 21. Recommended NRST pin protection

- 2. The reset network protects the device against parasitic resets.
- The user must ensure that the level on the NRST pin can go below the V_{IL(NRST)} max level specified in *Table 36*. Otherwise the reset will not be taken into account by the device.

5.3.14 TIM timer characteristics

The parameters given in *Table 37* are guaranteed by design.

Refer to *Section 5.3.12: I/O port characteristics* for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Symbol	Parameter	Conditions	Min	Мах	Unit
t cruo	Timer resolution time		1		t _{TIMxCLK}
^t res(TIM)		f _{TIMxCLK} = 72 MHz	13.9		ns
f _{EXT}	Timer external clock		0	f _{TIMxCLK} /2	MHz
'EXT	frequency on CH1 to CH4	f _{TIMxCLK} = 72 MHz	0	36	MHz
Res _{TIM}	Timer resolution			16	bit
	16-bit counter clock period		1	65536	t _{TIMxCLK}
^t COUNTER	when internal clock is selected	f _{TIMxCLK} = 72 MHz	0.0139	910	μs
t	Maximum possible count			65536 × 65536	t _{TIMxCLK}
^t MAX_COUNT		f _{TIMxCLK} = 72 MHz		59.6	S

Table 37. TIMx⁽¹⁾ characteristics

1. TIMx is used as a general term to refer to the TIM1, TIM2, TIM3 and TIM4 timers.



5.3.15 Communications interfaces

I²C interface characteristics

Unless otherwise specified, the parameters given in *Table 38* are derived from tests performed under the ambient temperature, f_{PCLK1} frequency and V_{DD} supply voltage conditions summarized in *Table 8*.

The STM32F103xx performance line I^2C interface meets the requirements of the standard I^2C communication protocol with the following restrictions: the I/O pins SDA and SCL are mapped to are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and V_{DD} is disabled, but is still present.

The I²C characteristics are described in *Table 38*. Refer also to *Section 5.3.12: I/O port characteristics* for more details on the input/output alternate function characteristics (SDA and SCL).

Gumbal	Devementer	Standard mode I ² C ⁽¹⁾		Fast mode	11	
Symbol	Parameter	Min	Max	Min	Мах	Unit
t _{w(SCLL)}	SCL clock low time	4.7		1.3		
t _{w(SCLH)}	SCL clock high time	4.0		0.6		μs
t _{su(SDA)}	SDA setup time	250		100		
t _{h(SDA)}	SDA data hold time	0 ⁽³⁾		0 ⁽⁴⁾	900 ⁽³⁾	
t _{r(SDA)} t _{r(SCL)}	SDA and SCL rise time		1000	20 + 0.1C _b	300	ns
t _{f(SDA)} t _{f(SCL)}	SDA and SCL fall time		300		300	
t _{h(STA)}	Start condition hold time	4.0		0.6		
t _{su(STA)}	Repeated Start condition setup time	4.7		0.6		μs
t _{su(STO)}	Stop condition setup time	4.0		0.6		μs
t _{w(STO:STA)}	Stop to Start condition time (bus free)	4.7		1.3		μs
Cb	Capacitive load for each bus line		400		400	pF

1. Guaranteed by design, not tested in production.

2. f_{PCLK1} must be higher than 2 MHz to achieve the maximum standard mode I²C frequency. It must be higher than 4 MHz to achieve the maximum fast mode I²C frequency.

3. The maximum hold time of the Start condition has only to be met if the interface does not stretch the low period of SCL signal.

4. The device must internally provide a hold time of at least 300ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL.






Figure 22. I²C bus AC waveforms and measurement circuit

1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.

Table 39. SCL frequency (f_{PCLK1} = 36 MHz., V_{DD} = 3.3 V)⁽¹⁾⁽²⁾

f (kH=)	I2C_CCR value
f _{SCL} (kHz)	R _P = 4.7 kΩ
400	0x801E
300	0x8028
200	0x803C
100	0x00B4
50	0x0168
20	0x0384

1. R_P = External pull-up resistance, $f_{SCL} = I^2C$ speed,

2. For speeds around 200 kHz, the tolerance on the achieved speed is of ±5%. For other speed ranges, the tolerance on the achieved speed ±2%. These variations depend on the accuracy of the external components used to design the application.

SPI interface characteristics

Unless otherwise specified, the parameters given in *Table 40* are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in *Table 8*.

Refer to *Section 5.3.12: I/O port characteristics* for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

 Table 40.
 SPI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Мах	Unit
f _{SCK}		Master mode	0	18	MHz
1/t _{c(SCK)}	SPI clock frequency	Slave mode	0	18	IVITZ
t _{r(SCK)} t _{f(SCK)}	SPI clock rise and fall time	Capacitive load: C = 30 pF		8	
t _{su(NSS)} ⁽²⁾	NSS setup time	Slave mode	4 t _{PCLK}		
t _{h(NSS)} ⁽²⁾	NSS hold time	Slave mode	73		
t _{w(SCKH)} ⁽²⁾ t _{w(SCKL)} ⁽²⁾	SCK high and low time	Master mode, f _{PCLK} = 36 MHz, presc = 4	50	60	
	Data input setup time	SPI1	1		
t _{su(MI)} ⁽²⁾	Master mode	SPI2	5		
t _{su(SI)} ⁽²⁾	Data input setup time Slave mode		1		
+ (2)	Data input hold time	SPI1	1		
t _{h(MI)} ⁽²⁾	Master mode	SPI2	5		ns
t _{h(SI)} ⁽²⁾	Data input hold time Slave mode		3		
t _{a(SO)} ⁽²⁾⁽³⁾	Data output access	Slave mode, f _{PCLK} = 36 MHz, presc = 4	0	55	
u(00)	time	Slave mode, f _{PCLK} = 24 MHz	0	4 t _{PCLK}	
t _{dis(SO)} ⁽²⁾⁽⁴⁾	Data output disable time	Slave mode	10		
t _{v(SO)} (2)(1)	Data output valid time	Slave mode (after enable edge)		25	
t _{v(MO)} ⁽²⁾⁽¹⁾	Data output valid time	Master mode (after enable edge)		3	
t _{h(SO)} ⁽²⁾	Data output hold time	Slave mode (after enable edge)	25		
t _{h(MO)} ⁽²⁾	Data output noid lime	Master mode (after enable edge)	4		


1. Remapped SPI1 characteristics to be determined.

2. Based on characterization, not tested in production.


3. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.


4. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z











1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.






Figure 25. SPI timing diagram - master mode⁽¹⁾

1. Measurement points are done at CMOS levels: $0.3V_{\text{DD}}$ and $0.7V_{\text{DD}}.$

USB characteristics

The USB interface is USB-IF certified (Full Speed).

Table 41.USB startup time

Symbol	Parameter	Мах	Unit
t _{STARTUP} ⁽¹⁾	USB transceiver startup time	1	μs

1. Guaranteed by design, not tested in production.



Symbol	Parameter	Conditions	Min. ⁽¹⁾	Max. ⁽¹⁾	Unit		
Input leve	els						
V _{DD}	USB operating voltage ⁽²⁾		3.0 ⁽³⁾	3.6	V		
V _{DI} ⁽⁴⁾	Differential input sensitivity	I(USBDP, USBDM)	0.2				
V _{CM} ⁽⁴⁾	Differential common mode range	Includes V _{DI} range	0.8	2.5	V		
$V_{SE}^{(4)}$	Single ended receiver threshold		1.3	2.0			
Output levels							
V _{OL}	Static output level low	${\sf R}_{\sf L}$ of 1.5 k Ω to 3.6 ${\sf V}^{(5)}$		0.3	v		
V _{OH}	Static output level high	${\sf R}_{\sf L}$ of 15 k Ω to ${\sf V}_{\sf SS}{}^{(5)}$	2.8	3.6	v		

 Table 42.
 USB DC electrical characteristics

1. All the voltages are measured from the local ground potential.

2. To be compliant with the USB 2.0 full-speed electrical specification, the USBDP (D+) pin should be pulled up with a 1.5 k Ω resistor to a 3.0-to-3.6 V voltage range.

3. The STM32F103xx USB functionality is ensured down to 2.7 V but not the full USB electrical characteristics which are degraded in the 2.7-to-3.0 V V_{DD} voltage range.

4. Guaranteed by design, not tested in production.

5. R_L is the load connected on the USB drivers

Figure 26. USB timings: definition of data signal rise and fall time




Table 43. USB: Full-speed electrical characteristics	Table 43.	USB: Full-speed electrical characteristics ⁽¹⁾
--	-----------	---

Symbol	Parameter	Conditions	Min	Max	Unit			
Driver characteristics								
t _r	Rise time ⁽²⁾	C _L = 50 pF	4	20	ns			
t _f	Fall time ⁽²⁾	C _L = 50 pF	4	20	ns			
t _{rfm}	Rise/ fall time matching	t _r /t _f	90	110	%			
V _{CRS}	Output signal crossover voltage		1.3	2.0	V			

1. Guaranteed by design, not tested in production.

2. Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB Specification - Chapter 7 (version 2.0).

5.3.16 CAN (controller area network) interface

Refer to *Section 5.3.12: I/O port characteristics* for more details on the input/output alternate function characteristics (CANTX and CANRX).



5.3.17 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 44* are derived from tests performed under the ambient temperature, f_{PCLK2} frequency and V_{DDA} supply voltage conditions summarized in *Table 8*.

Note: It is recommended to perform a calibration after each power-up.

Table 44.		characteristics
1auic 44.	ADC	Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DDA}	Power supply		2.4		3.6	V
f _{ADC}	ADC clock frequency		0.6		14	MHz
f _S ⁽¹⁾	Sampling rate		0.05		1	MHz
د (1)	Eutomol trigger frequency	f _{ADC} = 14 MHz			823	kHz
f _{TRIG} ⁽¹⁾	External trigger frequency				17	1/f _{ADC}
V _{AIN}	Conversion voltage range ⁽²⁾		0 (V _{SSA} or V _{REF-} tied to ground)		V _{REF+}	v
R _{AIN} ⁽¹⁾	External input impedance		See Equation 1 and Table 45			kΩ
R _{ADC} ⁽¹⁾	Sampling switch resistance				1	kΩ
C _{ADC} ⁽¹⁾	Internal sample and hold capacitor				12	pF
+ (1)	Calibration time	$f_{ADC} = 14 \text{ MHz}$	5.9		μs	
t _{CAL} ⁽¹⁾			8	33		1/f _{ADC}
t _{lat} (1)	Injection trigger conversion	$f_{ADC} = 14 \text{ MHz}$			0.214	μs
'lat' '	latency				3 ⁽³⁾	1/f _{ADC}
t _{latr} (1)	Regular trigger conversion	f _{ADC} = 14 MHz			0.143	μs
^l latr` '	latency				2 ⁽³⁾	1/f _{ADC}
ts ⁽¹⁾	Sampling time	f _{ADC} = 14 MHz	0.107		17.1	μs
lS' /	Sampling time		1.5		239.5	1/f _{ADC}
t _{STAB} ⁽¹⁾	Power-up time		0	0	1	μs
	Total conversion time	f _{ADC} = 14 MHz	1		18	μs
t _{CONV} ⁽¹⁾	(including sampling time)		14 to 252 (t _S for sa successive approxi		12.5 for	1/f _{ADC}

1. Guaranteed by design, not tested in production.

 V_{REF+} can be internally connected to V_{DDA} and V_{REF-} can be internally connected to V_{SSA}, depending on the package. Refer to Section 3: Pin descriptions for further details.

3. For external triggers, a delay of 1/f_{PCLK2} must be added to the latency specified in *Table 44*.



Equation 1: R_{AIN} max formula:

$$R_{AIN} < \frac{I_{S}}{f_{ADC} \times C_{ADC} \times \ln(2^{N+2})} - R_{ADC}$$

The formula above (*Equation 1*) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

Table 45. R_{AIN} max for $f_{ADC} = 14 \text{ MHz}^{(1)}$

T _s (cycles)	t _S (μs)	R _{AIN} max (kΩ)
1.5	0.11	1.2
7.5	0.54	10
13.5	0.96	19
28.5	2.04	41
41.5	2.96	60
55.5	3.96	80
71.5	5.11	104
239.5	17.1	350

1. Based on characterization, not tested in production.

Table 46. ADC accuracy - limited test conditions^{(1) (2)}

Symbol	Parameter	Test conditions	Тур	Max ⁽³⁾	Unit
ET	Total unadjusted error	$f_{PCLK2} = 56 \text{ MHz},$	±1.3	±2	
EO	Offset error	$f_{ADC} = 14 \text{ MHz}, \text{ R}_{AIN} < 10 \text{ k}\Omega$ $V_{DDA} = 3 \text{ V to } 3.6 \text{ V}$ $T_A = 25 ^{\circ}\text{C}$ Measurements made after	±1	±1.5	
EG	Gain error		±0.5	±1.5	LSB
ED	Differential linearity error		±0.7	±1	
EL	Integral linearity error	ADC calibration V _{REF+} = V _{DDA}	±0.8	±1.5	

1. ADC DC accuracy values are measured after internal calibration.

 ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the standard (non-robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current. Any positive injection current within the limits specified for I_{INJ(PIN)} and ΣI_{INJ(PIN)} in *Section 5.3.12* does not affect the ADC accuracy.

3. Based on characterization, not tested in production.





Symbol	Parameter	Test conditions	Тур	Max ⁽⁴⁾	Unit
ET	Total unadjusted error	$f_{PCLK2} = 56 \text{ MHz},$ $f_{ADC} = 14 \text{ MHz}, R_{AIN} < 10 \text{ k}\Omega,$ $V_{DDA} = 2.4 \text{ V to } 3.6 \text{ V}$ Measurements made after ADC calibration	±2	±5	
EO	Offset error		±1.5	±2.5	
EG	Gain error		±1.5	±3	LSB
ED	Differential linearity error		±1	±2	
EL	Integral linearity error		±1.5	±3	

Table 47. ADC accuracy^{(1) (2) (3)}


1. ADC DC accuracy values are measured after internal calibration.

2. Better performance could be achieved in restricted V_{DD}, frequency, V_{REF} and temperature ranges.

3. ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the standard (non-robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current. Any positive injection current within the limits specified for I_{INJ(PIN)} and ΣI_{INJ(PIN)} in *Section 5.3.12* does not affect the ADC accuracy.

4. Based on characterization, not tested in production.

Figure 27. ADC accuracy characteristics







Figure 28. Typical connection diagram using the ADC

- 1. Refer to *Table 44* for the values of R_{AIN} , R_{ADC} and C_{ADC} .
- C_{parasitic} represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high C_{parasitic} value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.

General PCB design guidelines

Power supply decoupling should be performed as shown in *Figure 29*. The 10 nF capacitors should be ceramic (good quality). They should be placed them as close as possible to the chip.

1. V_{REF+} and V_{REF-} inputs are available only on 100-pin packages.







5.3.18 Temperature sensor characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T _L ⁽¹⁾	V _{SENSE} linearity with temperature		±1	±2	°C
Avg_Slope ⁽¹⁾	Average slope	4.0	4.3	4.6	mV/°C
V ₂₅ ⁽¹⁾	Voltage at 25 °C		1.43	1.52	V
t _{START} ⁽²⁾	t _{START} ⁽²⁾ Startup time			10	μs
T _{S_temp} ⁽³⁾⁽²⁾	T _{S_temp} ⁽³⁾⁽²⁾ ADC sampling time when reading the temperature			17.1	μs

Table 48. TS characteristics

1. Based on characterization, not tested in production.

2. Guaranteed by design, not tested in production.

3. Shortest sampling time can be determined in the application by multiple iterations.



6 Package characteristics

6.1 Package mechanical data

In order to meet environmental requirements, ST offers the STM32F103xx in ECOPACK[®] packages. These packages have a Lead-free second-level interconnect. The category of second-level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97.

The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.






Figure 30. VFQFPN36 6 x 6 mm, 0.5 mm pitch, package outline⁽¹⁾

1. Drawing is not to scale.

- 2. The back-side pad is not internally connected to the $V_{\mbox{SS}}$ or $V_{\mbox{DD}}$ power pads.
- 3. There is an exposed die pad on the underside of the VFQFPN package. It should be soldered to the PCB. All leads should also be soldered to the PCB.

Querra ha d		millimeters					
Symbol	Min	Тур	Max	Min	Тур	Мах	
A	0.800	0.900	1.000	0.0315	0.0354	0.0394	
A1		0.020	0.050	0.008 0.002			
A2		0.650	1.000	0.0256 0.03			
A3		0.250			0.0098		
b	0.180	0.230	0.300	0.0071	0.0091 0.0		
D	5.875	6.000	6.125	0.2313	0.2362 0.24		
D2	1.750	3.700	4.250	0.0689	689 0.1457 0.16		
E	5.875	6.000	6.125	0.2313	0.2362	0.2411	
E2	1.750	3.700	4.250	0.0689	0.1457	0.1673	
е	0.450	0.500	0.550	0.0177	0.0197 0.02		
L	0.350	0.550	0.750	0.0138	0.0138 0.0217 0.029		
ddd		0.080	•	0.0031			

Table 49. VFQFPN36 6 x 6 mm, 0.5 mm pitch, package mechanical data


1. Values in inches are converted from mm and rounded to 4 decimal digits.



Figure 31. Recommended footprint (dimensions in mm)⁽¹⁾⁽²⁾⁽³⁾

Figure 32. LQFP64, 64-pin low-profile quad flat package outline⁽¹⁾

Figure 33. Recommended footprint⁽¹⁾⁽²⁾



1. Drawing is not to scale.

2. Dimensions are in millimeters.


Table 50. LQFP64, 64-pin low-profile quad flat package mechanical data


Dim		mm			inches ⁽¹⁾		
Dim.	Min	Тур	Max	Min	Тур	Мах	
А			1.60			0.0630	
A1	0.05		0.15	0.0020		0.0059	
A2	1.35	1.40	1.45	0.0531	0.0551	0.0571	
b	0.17	0.22	0.27	0.0067	0.0087	0.0106	
С	0.09	0.20 0.0035			0.0079		
D	D 12.00 0.4724						
D1		10.00			0.3937		
E		12.00			0.4724		
E1		10.00			0.3937		
е		0.50		0.019			
θ	0°	3.5°	7 °	0°	3.5°	7 °	
L	0.45	0.60	0.75	0.0177	0.0236	0.0295	
L1		1.00		0.0394			
Ν			Numbe	er of pins			
			(64			

1. Values in inches are converted from mm and rounded to 4 decimal digits.



Figure 34. LQFP48, 48-pin low-profile quad flat package outline⁽¹⁾





1. Drawing is not to scale.

2. Dimensions are in millimeters.

Table 51.	LQFP48, 48-pin low-profile quad flat package mechanical data
-----------	--

Symbol		millimeters			inches ⁽¹⁾		
Symbol	Тур	Min	Max	Тур	Min	Мах	
А			1.600	00		0.0630	
A1		0.050	0.150		0.0020	0.0059	
A2	1.400	1.350	1.450	0.0551	0.0531	0.0571	
b	0.220	0.170	0.270	0.0087	0.0067	0.0106	
с		0.090	0.200		0.0035	0.0079	
D	9.000	8.800	9.200	0.3543	0.3465	0.3622	
D1	7.000	6.800	7.200	0.2756	0.2677	0.2835	
D3	5.500			0.2165			
E	9.000	8.800	9.200	0.3543	0.3465	0.3622	
E1	7.000	6.800	7.200	0.2756	0.2677	0.2835	
E3	5.500			0.2165			
е	0.500			0.0197	0.0197		
L	0.600	0.450	0.750	0.0236	0.0177	0.0295	
L1	1.000			0.0394			
k	3.5°	0°	7°	3.5° 0°		7 °	
CCC		0.080	0.080				

1. Values in inches are converted from mm and rounded to 4 decimal digits.



6.2 Thermal characteristics

The maximum chip junction temperature (T_Jmax) must never exceed the values given in *Table 8: General operating conditions on page 27*.

The maximum chip-junction temperature, $T_{\rm J}$ max, in degrees Celsius, may be calculated using the following equation:

$$T_J max = T_A max + (P_D max \times \Theta_{JA})$$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in ° C/W,
- P_D max is the sum of P_{INT} max and P_{I/O} max (P_D max = P_{INT} max + P_{I/O}max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.

 $\mathsf{P}_{\mathsf{I}\!/\!\mathsf{O}}$ max represents the maximum power dissipation on output pins where:

 $\mathsf{P}_{\mathsf{I/O}} \max = \Sigma ~(\mathsf{V}_{\mathsf{OL}} \times \mathsf{I}_{\mathsf{OL}}) + \Sigma ((\mathsf{V}_{\mathsf{DD}} - \mathsf{V}_{\mathsf{OH}}) \times \mathsf{I}_{\mathsf{OH}}),$

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Table 52.Thermal characteristics

Symbol	Parameter	Value	Unit
	Thermal Resistance Junction-Ambient LQFP64 - 10 x 10 mm / 0.5 mm pitch	45	
Θ _{JA}	Thermal resistance junction-ambient LQFP48 - 7 x 7 mm / 0.5 mm pitch	55	°C/W
	Thermal resistance junction-ambient VFQFPN 36 - 6 x 6 mm / 0.5 mm pitch	18	

6.2.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.



6.2.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in *Table 53: Ordering information scheme*.

Each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature.

As applications do not commonly use the STM32F103xx at maximum dissipation, it is useful to calculate the exact power consumption and junction temperature to determine which temperature range will be best suited to the application.

The following examples show how to calculate the temperature range needed for a given application.

Example 1: High-performance application

Assuming the following application conditions:

Maximum ambient temperature $T_{Amax} = 82$ °C (measured according to JESD51-2), I_{DDmax} = 50 mA, V_{DD} = 3.5 V, maximum 20 I/Os used at the same time in output at low level with I_{OL} = 8 mA, V_{OL}= 0.4 V and maximum 8 I/Os used at the same time in output at low level with I_{OL} = 20 mA, V_{OL}= 1.3 V

 $P_{INTmax} = 50 \text{ mA} \times 3.5 \text{ V} = 175 \text{ mW}$

 $P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} + 8 \times 20 \text{ mA} \times 1.3 \text{ V} = 272 \text{ mW}$

This gives: $P_{INTmax} = 175 \text{ mW}$ and $P_{IOmax} = 272 \text{ mW}$:

 $P_{Dmax} = 175 + 272 = 447 \text{ mW}$

Thus: $P_{Dmax} = 464 \text{ mW}$

Using the values obtained in *Table 52* T_{Jmax} is calculated as follows:

For LQFP64, 45 °C/W

T_{Jmax} = 82 °C + (45 °C/W × 447 mW) = 82 °C + 20.115 °C = 102.115 °C

This is within the range of the suffix 6 version parts ($-40 < T_{J} < 105 \text{ °C}$).

In this case, parts must be ordered at least with the temperature range suffix 6 (see *Table 53: Ordering information scheme*).

Example 2: High-temperature application

Using the same rules, it is possible to address applications that run at high ambient temperatures with a low dissipation, as long as junction temperature T_J remains within the specified range.

Assuming the following application conditions:

Maximum ambient temperature $T_{Amax} = 115 \text{ °C}$ (measured according to JESD51-2), $I_{DDmax} = 20 \text{ mA}$, $V_{DD} = 3.5 \text{ V}$, maximum 20 I/Os used at the same time in output at low level with $I_{OL} = 8 \text{ mA}$, $V_{OL} = 0.4 \text{ V}$ $P_{INTmax} = 20 \text{ mA} \times 3.5 \text{ V} = 70 \text{ mW}$ $P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} = 64 \text{ mW}$ This gives: $P_{INTmax} = 70 \text{ mW}$ and $P_{IOmax} = 64 \text{ mW}$: $P_{Dmax} = 70 + 64 = 134 \text{ mW}$ Thus: $P_{Dmax} = 134 \text{ mW}$



57


Using the values obtained in *Table 52* T_{Jmax} is calculated as follows:

- For LQFP64, 45 °C/W
- T_{Jmax} = 115 °C + (45 °C/W × 134 mW) = 115 °C + 6.03 °C = 121.03 °C

This is within the range of the suffix 7 version parts (–40 < T_J < 125 °C).

In this case, parts must be ordered at least with the temperature range suffix 7 (see *Table 53: Ordering information scheme*).





7 Ordering information scheme

Table 53. Ordering information scheme

Example:	STM32	F 103	C 4	Т	7	Α	ххх
Device family							
STM32 = ARM-based 32-bit microcontroller							
Product type							
F = general-purpose							
Device subfamily							
103 = performance line							
Pin count							
T = 36 pins			1				
C = 48 pins							
R = 64 pins							
Flash memory size							
4 = 16 Kbytes of Flash memory							
6 = 32 Kbytes of Flash memory							
Package							
T = LQFP							
U = VFQFPN							
Temperature range							
6 = Industrial temperature range, -40 to 85 °C.							
7 = Industrial temperature range, -40 to 105 °C.							
Internal code							
"A" or blank ⁽¹⁾							
Options							

xxx = programmed parts

TR = tape and real

1. For STM32F103x6 devices with a **blank** Internal code, please refer to the STM32F103x8/B datasheet available from the ST website: www.st.com.

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.

8 Revision history

Table 54.Document revision history

Date	Revision	Changes
22-Sep-2008	1	Initial release.



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

