
# INTEGRATED CIRCUITS



Product specification Supersedes data of 2002 Jul 29 2002 Nov 22



# PCF8574

## CONTENTS

1	FEATURES
2	GENERAL DESCRIPTION
3	ORDERING INFORMATION
4	BLOCK DIAGRAM
5	PINNING
5.1 5.2	DIP16 and SO16 packages SSOP20 package
6	CHARACTERISTICS OF THE I <sup>2</sup> C-BUS
6.1 6.2 6.3 6.4 7	Bit transfer Start and stop conditions System configuration Acknowledge FUNCTIONAL DESCRIPTION
7.1	Addressing
7.2 7.3	Interrupt output Quasi-bidirectional I/Os
8	LIMITING VALUES
9	HANDLING
10	DC CHARACTERISTICS
11	I <sup>2</sup> C-BUS TIMING CHARACTERISTICS
12	PACKAGE OUTLINES
13	SOLDERING
13.1 13.2 13.2.1 13.2.2 13.3 13.3.1 13.3.2 13.3.3 13.4	Introduction Through-hole mount packages Soldering by dipping or by solder wave Manual soldering Surface mount packages Reflow soldering Wave soldering Manual soldering Suitability of IC packages for wave, reflow and dipping soldering methods
14	DATA SHEET STATUS
15	DEFINITIONS
16	DISCLAIMERS
17	PURCHASE OF PHILIPS I <sup>2</sup> C COMPONENTS

# PCF8574

## **1 FEATURES**

- Operating supply voltage 2.5 to 6 V
- Low standby current consumption of 10  $\mu A$  maximum
- I<sup>2</sup>C-bus to parallel port expander
- Open-drain interrupt output
- 8-bit remote I/O port for the I<sup>2</sup>C-bus
- · Compatible with most microcontrollers
- Latched outputs with high current drive capability for directly driving LEDs
- Address by 3 hardware address pins for use of up to 8 devices (up to 16 with PCF8574A)
- DIP16, or space-saving SO16 or SSOP20 packages.

## 2 GENERAL DESCRIPTION

The PCF8574 is a silicon CMOS circuit. It provides general purpose remote I/O expansion for most microcontroller families via the two-line bidirectional bus (I<sup>2</sup>C-bus).

The device consists of an 8-bit quasi-bidirectional port and an I<sup>2</sup>C-bus interface. The PCF8574 has a low current consumption and includes latched outputs with high current drive capability for directly driving LEDs. It also possesses an interrupt line ( $\overline{INT}$ ) which can be connected to the interrupt logic of the microcontroller. By sending an interrupt signal on this line, the remote I/O can inform the microcontroller if there is incoming data on its ports without having to communicate via the I<sup>2</sup>C-bus. This means that the PCF8574 can remain a simple slave device.

The PCF8574 and PCF8574A versions differ only in their slave address as shown in Fig.10.


3 ORDERING INFORMATION	
------------------------	--

TYPE NUMBER	PACKAGE								
	NAME	DESCRIPTION	VERSION						
PCF8574P; PCF8574AP	DIP16	plastic dual in-line package; 16 leads (300 mil)	SOT38-4						
PCF8574T; PCF8574AT	SO16	plastic small outline package; 16 leads; body width 7.5 mm	SOT162-1						
PCF8574TS; PCF8574ATS	SSOP20	plastic shrink small outline package; 20 leads; body width 4.4 mm	SOT266-1						

PCF8574

# Remote 8-bit I/O expander for I<sup>2</sup>C-bus


## 4 BLOCK DIAGRAM



## 5 PINNING

## 5.1 DIP16 and SO16 packages


SYMBOL	PIN	DESCRIPTION
A0	1	address input 0
A1	2	address input 1
A2	3	address input 2
P0	4	quasi-bidirectional I/O 0
P1	5	quasi-bidirectional I/O 1
P2	6	quasi-bidirectional I/O 2
P3	7	quasi-bidirectional I/O 3
V <sub>SS</sub>	8	supply ground
P4	9	quasi-bidirectional I/O 4
P5	10	quasi-bidirectional I/O 5
P6	11	quasi-bidirectional I/O 6
P7	12	quasi-bidirectional I/O 7
INT	13	interrupt output (active LOW)
SCL	14	serial clock line
SDA	15	serial data line
V <sub>DD</sub>	16	supply voltage



# PCF8574

## 5.2 SSOP20 package

SYMBOL	PIN	DESCRIPTION
INT	1	interrupt output (active LOW)
SCL	2	serial clock line
n.c.	3	not connected
SDA	4	serial data line
V <sub>DD</sub>	5	supply voltage
A0	6	address input 0
A1	7	address input 1
n.c.	8	not connected
A2	9	address input 2
P0	10	quasi-bidirectional I/O 0
P1	11	quasi-bidirectional I/O 1
P2	12	quasi-bidirectional I/O 2
n.c.	13	not connected
P3	14	quasi-bidirectional I/O 3
V <sub>SS</sub>	15	supply ground
P4	16	quasi-bidirectional I/O 4
P5	17	quasi-bidirectional I/O 5
n.c.	18	not connected
P6	19	quasi-bidirectional I/O 6
P7	20	quasi-bidirectional I/O 7



# PCF8574

## Product specification

# PCF8574

# Remote 8-bit I/O expander for I<sup>2</sup>C-bus

## 6 CHARACTERISTICS OF THE I<sup>2</sup>C-BUS

The I<sup>2</sup>C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

## 6.1 Bit transfer


One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see Fig.5).


## 6.2 Start and stop conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the stop condition (P) (see Fig.6).

## 6.3 System configuration

A device generating a message is a 'transmitter', a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves' (see Fig.7).





# PCF8574


## 6.4 Acknowledge

The number of data bytes transferred between the start and the stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit (see Fig.8). The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception


of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse, set-up and hold times must be taken into account.

A master receiver must signal an end of data to the transmitter by **not** generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition.




# PCF8574

## 7 FUNCTIONAL DESCRIPTION



## 7.1 Addressing


For addressing see Figs 10, 11 and 12.



Each of the PCF8574's eight I/Os can be independently used as an input or output. Input data is transferred from the port to the microcontroller by the READ mode (see Fig.12). Output data is transmitted to the port by the WRITE mode (see Fig.11).



PCF8574



2002 Nov 22

\_


10

Philips Semiconductors

Product specification

# Remote 8-bit I/O expander for I<sup>2</sup>C-bus

PCF8574



2002 Nov 22

\_

1

# PCF8574

## 7.2 Interrupt output

The PCF8574 provides an open-drain output ( $\overline{INT}$ ) which can be fed to a corresponding input of the microcontroller (see Figs 13 and 14). This gives these chips a type of master function which can initiate an action elsewhere in the system.

An interrupt is generated by any rising or falling edge of the port inputs in the input mode. After time  $t_{i\nu}$  the signal  $\overline{\text{INT}}$  is valid.

Resetting and reactivating the interrupt circuit is achieved when data on the port is changed to the original setting or data is read from or written to the port which has generated the interrupt.

Resetting occurs as follows:


- In the READ mode at the acknowledge bit after the rising edge of the SCL signal
- In the WRITE mode at the acknowledge bit after the HIGH-to-LOW transition of the SCL signal


• Interrupts which occur during the acknowledge clock pulse may be lost (or very short) due to the resetting of the interrupt during this pulse.

Each change of the I/Os after resetting will be detected and, after the next rising clock edge, will be transmitted as INT. Reading from or writing to another device does not affect the interrupt circuit.


## 7.3 Quasi-bidirectional I/Os

A quasi-bidirectional I/O can be used as an input or output without the use of a control signal for data direction (see Fig.15). At power-on the I/Os are HIGH. In this mode only a current source to  $V_{DD}$  is active. An additional strong pull-up to  $V_{DD}$  allows fast rising edges into heavily loaded outputs. These devices turn on when an output is written HIGH, and are switched off by the negative edge of SCL. The I/Os should be HIGH before being used as inputs.





PCF8574



2002 Nov 22

\_

ώ

# PCF8574

## 8 LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V <sub>DD</sub>	supply voltage	-0.5	+7.0	V
VI	input voltage	$V_{SS} - 0.5$	V <sub>DD</sub> + 0.5	V
li	DC input current	-	±20	mA
lo	DC output current	_	±25	mA
I <sub>DD</sub>	supply current	_	±100	mA
I <sub>SS</sub>	supply current	_	±100	mA
P <sub>tot</sub>	total power dissipation	_	400	mW
Po	power dissipation per output	_	100	mW
T <sub>stg</sub>	storage temperature	-65	+150	°C
T <sub>amb</sub>	ambient temperature	-40	+85	°C

## 9 HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However it is good practice to take normal precautions appropriate to handling MOS devices (see "Handling MOS devices").

## **10 DC CHARACTERISTICS**

 $V_{DD}$  = 2.5 to 6 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = –40 to +85  $^{\circ}C;$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply	•		•			
V <sub>DD</sub>	supply voltage		2.5	_	6.0	V
I <sub>DD</sub>	supply current	operating mode; $V_{DD} = 6 V$ ; no load; $V_I = V_{DD}$ or $V_{SS}$ ; $f_{SCL} = 100 \text{ kHz}$	_	40	100	μA
I <sub>stb</sub>	standby current	standby mode; $V_{DD} = 6 V$ ; no load; $V_I = V_{DD}$ or $V_{SS}$	-	2.5	10	μA
V <sub>POR</sub>	Power-on reset voltage	$V_{DD}$ = 6 V; no load; V <sub>I</sub> = V <sub>DD</sub> or V <sub>SS</sub> ; note 1	_	1.3	2.4	V
Input SCL;	input/output SDA		•			
V <sub>IL</sub>	LOW level input voltage		-0.5	-	+0.3V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH level input voltage		0.7V <sub>DD</sub>	_	V <sub>DD</sub> + 0.5	V
I <sub>OL</sub>	LOW level output current	V <sub>OL</sub> = 0.4 V	3	-	-	mA
ΙL	leakage current	$V_{I} = V_{DD} \text{ or } V_{SS}$	-1	-	+1	μA
Ci	input capacitance	$V_I = V_{SS}$	_	-	7	pF

# PCF8574

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	
I/Os			1	-		
V <sub>IL</sub>	LOW level input voltage		-0.5	-	+0.3V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH level input voltage		0.7V <sub>DD</sub>	_	V <sub>DD</sub> + 0.5	V
I <sub>IHL(max)</sub>	maximum allowed input current through protection diode	$V_I \ge V_{DD}$ or $V_I \le V_{SS}$	-	-	±400	μA
I <sub>OL</sub>	LOW level output current	V <sub>OL</sub> = 1 V; V <sub>DD</sub> = 5 V	10	25	_	mA
I <sub>OH</sub>	HIGH level output current	$V_{OH} = V_{SS}$	30	_	300	μA
I <sub>OHt</sub>	transient pull-up current	HIGH during acknowledge (see Fig.15); $V_{OH} = V_{SS}$ ; $V_{DD} = 2.5 V$	-	-1	-	mA
Ci	input capacitance		_	_	10	pF
Co	output capacitance		-	-	10	pF
Port timing	; $C_L \le 100 \text{ pF}$ (see Figs 11 an	d 12)				
t <sub>pv</sub>	output data valid		-	-	4	μs
t <sub>su</sub>	input data set-up time		0	-	-	μs
t <sub>h</sub>	input data hold time		4	-	_	μs
Interrupt IN	T (see Fig.14)					
I <sub>OL</sub>	LOW level output current	V <sub>OL</sub> = 0.4 V	1.6	-	-	mA
IL	leakage current	$V_{I} = V_{DD} \text{ or } V_{SS}$	-1	-	+1	μA
Timing; C <sub>L</sub> ≤	100 pF					
t <sub>iv</sub>	input data valid time		_	_	4	μs
t <sub>ir</sub>	reset delay time		-	_	4	μs
Select inpu	ts A0 to A2			•		
V <sub>IL</sub>	LOW level input voltage		-0.5	_	+0.3V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH level input voltage		0.7V <sub>DD</sub>	_	V <sub>DD</sub> + 0.5	V
ILI	input leakage current	pin at V <sub>DD</sub> or V <sub>SS</sub>	-250	_	+250	nA

Note

The Power-on reset circuit resets the I<sup>2</sup>C-bus logic at V<sub>DD</sub> < V<sub>POR</sub> and sets all I/Os to logic 1 (with current source to V<sub>DD</sub>).


# PCF8574

## 11 I<sup>2</sup>C-BUS TIMING CHARACTERISTICS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
I <sup>2</sup> C-bus tin	ning (see Fig.16; note 1)			ł	ŀ
f <sub>SCL</sub>	SCL clock frequency	-	-	100	kHz
t <sub>SW</sub>	tolerable spike width on bus	_	_	100	ns
t <sub>BUF</sub>	bus free time	4.7	_	-	μs
t <sub>SU;STA</sub>	START condition set-up time	4.7	_	-	μs
t <sub>HD;STA</sub>	START condition hold time	4.0	_	-	μs
t <sub>LOW</sub>	SCL LOW time	4.7	_	-	μs
t <sub>HIGH</sub>	SCL HIGH time	4.0	_	-	μs
t <sub>r</sub>	SCL and SDA rise time	_	_	1.0	μs
t <sub>f</sub>	SCL and SDA fall time	_	_	0.3	μs
t <sub>SU;DAT</sub>	data set-up time	250	_	_	ns
t <sub>HD;DAT</sub>	data hold time	0	_	-	ns
t <sub>VD;DAT</sub>	SCL LOW to data out valid	_	-	3.4	μs
t <sub>SU;STO</sub>	STOP condition set-up time	4.0	_	-	μs


## Note

1. All the timing values are valid within the operating supply voltage and ambient temperature range and refer to  $V_{IL}$  and  $V_{IH}$  with an input voltage swing of  $V_{SS}$  to  $V_{DD}$ .



## 12 PACKAGE OUTLINES

DIP16: plastic dual in-line package; 16 leads (300 mil)



UNIT	max.	min.	max.	D	P1	D2	Ľ	0	E	e	e1	L	INIE	мн	vv	max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.030

### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT38-4						<del>-92-11-17</del> 95-01-14


PCF8574

SOT38-4

PCF8574

# Remote 8-bit I/O expander for I<sup>2</sup>C-bus





PCF8574

## 13 SOLDERING

## 13.1 Introduction

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mount components are mixed on one printed-circuit board. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

## 13.2 Through-hole mount packages

## 13.2.1 SOLDERING BY DIPPING OR BY SOLDER WAVE

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joints for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ( $T_{stg(max)}$ ). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

## 13.2.2 MANUAL SOLDERING

Apply the soldering iron (24 V or less) to the lead(s) of the package, either below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

## 13.3 Surface mount packages

## 13.3.1 REFLOW SOLDERING

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method. Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 220 °C for thick/large packages, and below 235 °C for small/thin packages.

## 13.3.2 WAVE SOLDERING

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
  - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
  - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

## 13.3.3 MANUAL SOLDERING

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

# PCF8574

## 13.4 Suitability of IC packages for wave, reflow and dipping soldering methods

MOUNTING	PACKAGE <sup>(1)</sup>	SOLDERING METHOD				
MOONTING	FACKAGE	WAVE	REFLOW <sup>(2)</sup>	DIPPING		
Through-hole mount	DBS, DIP, HDIP, SDIP, SIL	suitable <sup>(3)</sup>	-	suitable		
Surface mount	BGA, LBGA, LFBGA, SQFP, TFBGA, VFBGA	not suitable	suitable	_		
	HBCC, HBGA, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable <sup>(4)</sup>	suitable	_		
	PLCC <sup>(5)</sup> , SO, SOJ	suitable	suitable	-		
	LQFP, QFP, TQFP	not recommended <sup>(5)(6)</sup>	suitable	-		
	SSOP, TSSOP, VSO	not recommended <sup>(7)</sup>	suitable	_		

## Notes

- 1. For more detailed information on the BGA packages refer to the "(*LF*)BGA Application Note" (AN01026); order a copy from your Philips Semiconductors sales office.
- 2. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the *"Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods"*.
- 3. For SDIP packages, the longitudinal axis must be parallel to the transport direction of the printed-circuit board.
- 4. These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- 5. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 6. Wave soldering is suitable for LQFP, QFP and TQFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 7. Wave soldering is suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.