DESCRIPTION

PT6313-S is a Vacuum Fluorescent Display (VFD) Controller driven on a 1/4 to 1/8 duty factor. Eight segment output lines, 4 grid output lines, 4 segment/grid output drive lines, one display memory, control circuit, key scan circuit are all incorporated into a single chip to build a highly reliable peripheral device for a single chip micro computer. Serial data is fed to PT6313-S via a three-line serial interface. It is housed in a 28 pins, SOP.


APPLICATION

• Microcomputer Peripheral Devices


FEATURES

- CMOS Technology
- Low Power Consumption
- Key Scanning (8 x 2 matrix)
- Multiple Display Modes: (8 Segments, 8 Digits to 12 Segments, 4 Digits)
- 8-Step Dimming Circuitry
- Serial Interface for Clock, Data Input, Data Output, Strobe Pins
- No External Resistors Needed for Driver Outputs
- Available in 28 pins, SOP

BLOCK DIAGRAM



APPLICATION CIRCUIT



Note: The capacitor (0.1µF) connected between the GND and the VDD pins must be located as close as possible to the PT6313-S chip.

V1.3 2 June 2013

ORDER INFORMATION

Valid Part Number	Package Type	Top Code
PT6313-S	28pins, SOP, 300mil	PT6313-S

PIN CONFIGURATION

	_				
	0				
CLK 1	-			28	DIN
STB 2]			27	DOUT
K1 3]			26	OSC
K2 4	1			25	VSS
VSS 5	1			24	VDD
VDD 6	1			23	GR1
SG1/KS1 7	1	PT6313-	S	22	GR2
SG2/KS2 8	1	1 10010-	J	21	GR3
SG3/KS3 9	1			20	GR4
SG4/KS4 10	1			19	SG12/GR5
SG5/KS5 11	1			18	SG11/GR6
SG6/KS6 12	1			17	SG10/GR7
SG7/KS7 13	1			16	SG9/GR8
SG8/KS8 14	1			15	VEE
]	



PIN DESCRIPTION

Pin Name	I/O	Description	Pin No.
CLK	I	Clock Input Pin This pin reads serial data at the rising edge and outputs data at the falling edge.	1
STB	I	Serial Interface Strobe Pin The data input after the STB has fallen is processed as a command. When this in is "HIGH", CLK is ignored.	2
K1 to K2	I	Key Data Input Pins The data inputted to these pins is latched at the end of the display cycle.	3, 4
VSS	-	Logic Ground Pin	5, 25
VDD	-	Logic Power Supply	6, 24
SG1/KS1 to SG8/KS8	0	High-Voltage Segment Output Pins Also acts as the Key Source.	7 to 14
VEE	-	Pull-Down Level	15
SG9/GR8 to SG12/GR5	0	High-Voltage Segment Output Pins	16 to 19
GR4 to GR1	0	High-Voltage Grid Output Pins	20 to 23
osc	I	Oscillator Input Pin A resistor is connected to this pin to determine the oscillation frequency.	26
DOUT	0	Data Output Pin (N-Channel, Open-Drain) This pin outputs serial data at the falling edge of the shift clock (starting from the lower bit).	27
DIN	I	Data Input Pin This pin inputs serial data at the rising edge of the shift clock (starting from the lower bit).	28

V1.3 4 June 2013

FUNCTION DESCRIPTION

COMMANDS


Commands determine the display mode and status of PT6313-S. A command is the first byte (b0 to b7) inputted to PT6313-S via the DIN Pin after STB Pin has changed from "HIGH" to "LOW" State. If for some reason the STB Pin is set to "HIGH" while data or commands are being transmitted, the serial communication is initialized, and the data/commands being transmitted are considered invalid.

COMMAND 1: DISPLAY MODE SETTING COMMANDS

PT6313-S provides 4 display mode settings as shown in the diagram below: As stated earlier a command is the first one byte (b0 to b7) transmitted to PT6313-S via the DIN Pin when STB is "LOW". However, for these commands, the bits 4 to 6 (b3 to b5) are ignored, bits 7 & 8 (b6 to b7) are given a value of "0".

The Display Mode Setting Commands determine the number of segments and grids to be used (1/4 to 1/8 duty, 12 to 8 segments).

When Power is turned "ON", the 8-digit, 8-segment mode is selected.



DISPLAY MODE AND RAM ADDRESS

Data transmitted from an external device to PT6313-S via the serial interface are stored in the Display RAM and are assigned addresses. The RAM Addresses of PT6313-S are given below in 8 bits unit.


SG1	SG4	SG5	SG8	SG9	SG12	
	N. II			ı	0.41.11	D104
00	DHL	00	HU		01HL	DIG1
02	2HL	02	₽HU		03HL	DIG2
04	4HL	04	HU		05HL	DIG3
06	3HL	06	3HU		07HL	DIG4
08	BHL	80	BHU		09HL	DIG5
0,4	\HL	0.4	\HU	0BHL		DIG6
00	CHL	00	0CHU		0DHL	DIG7
OE	DEHL OEHU		HU		0FHL	DIG8
b0		b3	b4	b4 b7		
	xxHL			xxHU		
	Lower 4 b	oits		Higher 4 bits		

V1.3 5 June 2013

COMMAND 2: DATA SETTING COMMANDS


The Data Setting Commands executes the Data Write or Data Read Modes for PT6313-S. The Data Setting Command, the bits 5 and 6 (b4, b5) are ignored, bit 7 (b6) is given the value of "1" while bit 8 (b7) is given the value of "0". Please refer to the diagram below.

When power is turned ON, the bit 4 to bit 1 (b3 to b0) are given the value of "0".



PT6313-S KEY MATRIX & KEY INPUT DATA STORAGE RAM

PT6313-S Key Matrix consists of 8 x 2 array as shown below:



Each data inputted by each key are stored as follows. They are read by a READ Command, starting from the last significant bit. When the most significant bit of the data (SG8, b7) has been read, the least significant bit of the next data (SG1, b0) is read.


10	
SG1/KS1 SG2/KS2 SG3/KS3 SG4/KS4	Reading
SG5/KS5	Sequence
b0b1 b2b3 b4b5 b6b7	



COMMAND 3: ADDRESS SETTING COMMANDS


Address Setting Commands are used to set the address of the display memory. The address is considered valid if it has a value of "00H" to "0FH". If the address is set to 10H or higher, the data is ignored until a valid address is set. When power is turned ON, the address is set at "00H".

Please refer to the diagram below.




COMMAND 4: DISPLAY CONTROL COMMANDS

The Display Control Commands are used to turn ON or OFF a display. It also used to set the pulse width. Please refer to the diagram below. When the power is turned ON, a 1/16 pulse width is selected and the displayed is turned OFF.



SCANNING AND DISPLAY TIMING


The Key Scanning and display timing diagram is given below. The data of the 8 x 2 matrix is stored in the RAM.




V1.3 8 June 2013

SERIAL COMMUNICATION FORMAT

The following diagram shows the PT6313-S serial communication format. The DOUT Pin is an N-channel, open-drain output pin; therefore, it is highly recommended that an external pull-up resistor ($1K\Omega$ to $10K\Omega$) must be connected to DOUT.



TRANSMISSION (DATA READ)



where: twait (waiting time) > 1µs


It must be noted that when the data is read, the waiting time (twait) between the rising of the eighth clock that has set the command and the falling of the first clock that has read the data is greater or equal to 1µs

V1.3 9 June 2013



SWITCHING CHARACTERISTIC WAVEFORM

PT6313-S Switching Characteristics Waveform is given below.




where:

PW CLK (Clock Pulse Width) ≥ 400ns t setup (Data Setup Time) ≥ 100ns tCLK-STB (Clock - Strobe Time) ≥ 1 μ s tTZH (Grid Rise Time) ≤ 0.5 μ s (VDD=5V) tTZH (Grid Rise Time) ≤ 1.0 μ s (VDD=3.3V) tTZH (Segment Rise Time) ≤ 2.0 μ s (VDD=5V) tTZH (Segment Rise Time) ≤ 3.0 μ s (VDD=3.3V) fosc=Oscillation Frequency

PW STB (Strobe Pulse Width) ≥ 1μ s thold (Data Hold Time) ≥ 100ns tTHZ (Fall Time) ≤ 150μ s t PZL (Propagation Delay Time) ≤ 100ns tPLZ (Propagation Delay Time) ≤ 400ns

APPLICATIONS




where:

Command 2: Data Setting Command Command 3: Address Setting Command

Data: Display Data



RECOMMENDED SOFTWARE FLOWCHART



Notes:

- 1. Command 1: Display Mode Commands
- 2. Command 2: Data Setting Commands
- 3. Command 3: Address Setting Commands
- 4. Command 4: Display Control Commands
- 5. When IC power is applied for the first time, the contents of the Display RAM are not defined; thus, it is strongly suggested that the contents of the Display RAM must be cleared during the initial setting.



ABSOLUTE MAXIMUM RATINGS

(Unless otherwise stated, Ta=25°C, GND=0V)

Parameter	Symbol	Ratings	Unit
Logic Supply Voltage	VDD	-0.5 to +7	V
Driver Supply Voltage	VEE	VDD +0.5 to VDD -40	>
Logic Input Voltage	VI	-0.5 to VDD +0.5	V
VFD Driver Output Voltage	VO	VEE -0.5 to VDD +0.5	V
VFD Driver Output Current	IOVFD	-40 (Grid)	mA
VI B Briver Output Ourient	10 11 15	-15 (Segment)	111/-
Operating Temperature	Topr	-40 to +85	$^{\circ}\mathbb{C}$
Storage Temperature	Tstg	-40 to +150	$^{\circ}\!\mathbb{C}$

RECOMMENDED OPERATING RANGE

(Unless otherwise stated, Ta=-20 to +70°ℂ, GND=0V)

Parameter	Symbol		Unit		
Parameter	Symbol	Min.	Тур.	Max.	Offic
Logic Supply Voltage	VDD	3.0	5	5.5	V
High-Level Input Voltage	VIH	0.7VDD	-	VDD	V
Low-Level Input Voltage	VIL	0	-	0.3VDD	V
Driver Supply Voltage	VEE	VDD -35	ı	0	V

V1.3 June 2013



ELECTRICAL CHARACTERISTICS

(Unless otherwise stated, VDD=5V, GND=0V, VEE=VDD-35 V, Ta=25℃)

Parameter	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Low-Level Output Voltage	VOLDOUT	DOUT, IOLDOUT=4mA	-	-	0.4	٧
High-Level Output Current	IOHSG	VO=VDD -2V SG1/KS1 to SG8/KS8	-3	-	-	mA
High-Level Output Current	IOHGR	VO=VDD -2V GR1 to GR4, SG9/GR8 to SG12/GR5	-15	-	-	mA
High-Level Input Voltage	VIH	-	0.7VDD	-	VDD	V
Low-Level Input Voltage	VIL	-	-	-	0.3VDD	V
Oscillation Frequency	fosc	R=68KΩ	350	500	650	KHz
Input Current	II	VI=VDD or VSS	-	-	±1	μΑ
Dynamic Current Consumption	IDDdyn	Under no load Display OFF	-	-	5	mA


(Unless otherwise stated, VDD=3.3V, GND=0V, VEE=VDD-35 V, Ta=25°ℂ)


Parameter	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Low-Level Output Voltage	VOLDOUT	DOUT, IOLDOUT=4mA			0.4	V
High-Level Output Current	IOHSG	VO=VDD -2V SG1/KS1 to SG8/KS8	1 1 6		-	mA
High-Level Output Current	IOHGR	VO=VDD -2V GR1 to GR4, SG9/GR8 to SG12/GR5	-6	-	-	mA
High-Level Input Voltage	VIH	-	0.7VDD	-	VDD	V
Low-Level Input Voltage	VIL	-	-	-	0.3VDD	V
Oscillation Frequency	fosc	R=68KΩ	350	500	650	KHz
Input Current	II	VI=VDD or VSS	-	-	±1	μΑ
Dynamic Current Consumption	IDDdyn	Under no load Display OFF	-	-	3	mA


V1.3 14 June 2013

PACKAGE INFORMATION

28-PIN, SOP, 300MIL







Symbol	Min.	Nom.	Max.			
Α	-	=	2.65			
A1	0.10	=	0.30			
b	0.31	=	0.51			
С	0.20	0.20 - 0.33				
D	17.90 BSC					
E	10.30 BSC					
E1	7.50 BSC					
е	1.27 BSC					
Ĺ	0.38 - 1.27					
θ	0°	-	8°			

Notes:

All dimensions are in millimeters.
 Refer to DEDEC MS-013AE