

### 8/14-Pin Flash Microcontrollers with XLP Technology

### High-Performance RISC CPU

- Only 49 Instructions to Learn:
  - All single-cycle instructions except branches
- Operating Speed:
  - DC 32 MHz oscillator/clock input
  - DC 125 ns instruction cycle
- Interrupt Capability with Automatic Context
  Saving
- 16-Level Deep Hardware Stack with Optional Overflow/Underflow Reset
- Direct, Indirect and Relative Addressing modes:
  - Two full 16-bit File Select Registers (FSRs)
  - FSRs can read program and data memory

#### **Flexible Oscillator Structure**

- Precision 32 MHz internal Oscillator Block:
  - Factory calibrated to ± 1%, typical
  - Software selectable frequencies range of 31 kHz to 32 MHz
- 31 kHz Low-Power Internal Oscillator
- Four Crystal modes up to 32 MHz
- Three External Clock modes up to 32 MHz
- 4X Phase Lock Loop (PLL)
- Fail-Safe Clock Monitor:
- Allows for safe shutdown if peripheral clock stops
- Two-Speed Oscillator Start-up
- Reference Clock module:
- Programmable clock output frequency and duty-cycle

#### **Special Microcontroller Features**

- Full 5.5V Operation PIC12F1822/16F1823
- 1.8V-3.6V Operation PIC12LF1822/16LF1823
- Self-Reprogrammable under Software Control
- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Programmable Brown-out Reset (BOR)
- Extended Watchdog Timer (WDT)
- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) via Two Pins
- In-Circuit Debug (ICD) via Two Pins
- Enhanced Low-Voltage Programming (LVP)
- Operating Voltage Range:
  - 1.8V-5.5V (PIC12F1822/16F1823)
  - 1.8V-3.6V (PIC12LF1822/16LF1823)
- Programmable Code Protection
- Self-Programmable under Software Control

### Extreme Low-Power Management PIC12LF1822/16LF1823 with XLP

- Sleep mode: 20 nA @ 1.8V, typical
- Watchdog Timer: 300 nA @ 1.8V, typical
- Timer1 Oscillator: 650 nA @ 32 kHz, typical
- Operating Current: 30 µA/MHz @ 1.8V, typical

#### **Analog Features**

- Analog-to-Digital Converter (ADC) module:
   10-bit resolution, up to 8 channels
  - Conversion available during Sleep
- Analog Comparator module:
  - Up to two rail-to-rail analog comparators
  - Power mode control
  - Software controllable hysteresis
- · Voltage Reference module:
  - Fixed Voltage Reference (FVR) with 1.024V, 2.048V and 4.096V output levels
  - 5-bit rail-to-rail resistive DAC with positive and negative reference selection

### **Peripheral Highlights**

- Up to 11 I/O Pins and 1 Input-Only Pin:
  - High current sink/source 25 mA/25 mA
  - Programmable weak pull-ups
  - Programmable interrupt-on-change pins
- Timer0: 8-Bit Timer/Counter with 8-Bit Prescaler
- Enhanced Timer1:
  - 16-bit timer/counter with prescaler
  - External Gate Input mode
  - Dedicated, low-power 32 kHz oscillator driver
- Timer2: 8-Bit Timer/Counter with 8-Bit Period Register, Prescaler and Postscaler
- Enhanced CCP (ECCP) modules:
  - Software selectable time bases
- Auto-shutdown and auto-restart
- PWM steering
- Master Synchronous Serial Port (MSSP) with SPI and I<sup>2</sup>C<sup>™</sup> with:
  - 7-bit address masking
  - SMBus/PMBus<sup>™</sup> compatibility
- Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module:
  - RS-232, RS-485 and LIN compatible
  - Auto-Baud Detect
- Capacitive Sensing (CPS) module (mTouch<sup>™</sup>):
  - Up to 8 input channels

#### **Peripheral Features (Continued)**

- Data Signal Modulator module
- Selectable modulator and carrier sources
- SR Latch:
- Multiple Set/Reset input options
- Emulates 555 Timer applications

Device	Data Sheet Index	Program Memory Flash (words)	Data EEPROM (bytes)	Data SRAM (bytes)	I/O's <sup>(2)</sup>	10-bit ADC (ch)	CapSense (ch)	Comparators	Timers (8/16-bit)	EUSART	MSSP (I <sup>2</sup> C™/SPI)	ECCP (Full-Bridge) ECCP (Half-Bridge) CCP	SR Latch	Debug <sup>(1)</sup>	ХГР
PIC12(L)F1822	(1)	2K	256	128	6	4	4	1	2/1	1	1	шш 0/1/0	Y	I/H	Y
PIC12(L)F1840	(2)	4K	256	256	6	4	4	1	2/1	1	1	0/1/0	Y	I/H	Y
PIC16(L)F1823	(1)	2K	256	128	12	8	8	2	2/1	1	1	1/0/0	Y	I/H	Y
PIC16(L)F1824	(3)	4K	256	256	12	8	8	2	4/1	1	1	1/1/2	Y	I/H	Y
PIC16(L)F1825	(4)	8K	256	1024	12	8	8	2	4/1	1	1	1/1/2	Y	I/H	Y
PIC16(L)F1826	(5)	2K	256	256	16	12	12	2	2/1	1	1	1/0/0	Y	I/H	Y
PIC16(L)F1827	(5)	4K	256	384	16	12	12	2	4/1	1	2	1/1/2	Y	I/H	Y
PIC16(L)F1828	(3)	4K	256	256	18	12	12	2	4/1	1	1	1/1/2	Y	I/H	Y
PIC16(L)F1829	(4)	8K	256	1024	18	12	12	2	4/1	1	2	1/1/2	Y	I/H	Y
PIC16(L)F1847	(6)	8K	256	1024	16	12	12	2	4/1	1	2	1/1/2	Y	I/H	Y

#### TABLE 1: PIC12(L)F1822/1840/PIC16(L)F182X/1847 FAMILY TYPES

Note 1: I - Debugging, Integrated on Chip; H - Debugging, available using Debug Header.

2: One pin is input-only.

Data Sheet Index: (Unshaded devices are described in this document.)

1: DS41413 PIC12(L)F1822/PIC16(L)F1823 Data Sheet, 8/14-Pin Flash Microcontrollers.

2: DS41441 PIC12(L)F1840 Data Sheet, 8-Pin Flash Microcontrollers.

**3:** DS41419 PIC16(L)F1824/1828 Data Sheet, 28/40/44-Pin Flash Microcontrollers.

4: DS41440 PIC16(L)F1825/1829 Data Sheet, 14/20-Pin Flash Microcontrollers.


5: DS41391 PIC16(L)F1826/1827 Data Sheet, 18/20/28-Pin Flash Microcontrollers.

6: DS41453 PIC16(L)F1847 Data Sheet, 18/20/28-Pin Flash Microcontrollers.

**Note:** For other small form-factor package availability and marking information, please visit www.microchip.com/packaging or contact your local sales office.

#### FIGURE 1: 8-PIN DIAGRAM FOR PIC12(L)F1822

PDIP, SOIC, DFN, UDFN




#### TABLE 2:8-PIN ALLOCATION TABLE (PIC12(L)F1822)


					-	•	- ()	- /						
0/1	8-Pin PDIP/SOIC/DFN/UDFN	A/D	Reference	Cap Sense	Comparator	SR Latch	Timers	ECCP	EUSART	dSSM	Interrupt	Modulator	Pull-up	Basic
RA0	7	AN0	DACOUT	CPS0	C1IN+			P1B <sup>(1)</sup>	TX <sup>(1)</sup> CK <sup>(1)</sup>	SDO <sup>(1)</sup> SS <sup>(1)</sup>	IOC	MDOUT	Y	ICSPDAT ICDDAT
RA1	6	AN1	VREF+	CPS1	C1IN0-	SRI	_	_	RX <sup>(1)</sup> DT <sup>(1)</sup>	SCL SCK	IOC	MDMIN	Y	ICSPCLK ICPCLK
RA2	5	AN2	—	CPS2	C1OUT	SRQ	TOCKI	CCP1 <sup>(1)</sup> P1A <sup>(1)</sup> FLT0	—	SDA SDI	INT/ IOC	MDCIN1	Y	_
RA3	4	_	—	_	_	—	T1G <sup>(1)</sup>	_	—	SS <sup>(1)</sup>	IOC	—	Y	MCLR Vpp
RA4	3	AN3	—	CPS3	C1IN1-	—	T1G <sup>(1)</sup> T1OSO	P1B <sup>(1)</sup>	TX <sup>(1)</sup> CK <sup>(1)</sup>	SDO <sup>(1)</sup>	IOC	MDCIN2	Y	OSC2 CLKOUT CLKR
RA5	2		—			SRNQ	T1CKI T1OSI	CCP1 <sup>(1)</sup> P1A <sup>(1)</sup>	RX <sup>(1)</sup> DT <sup>(1)</sup>		IOC	—	Y	OSC1 CLKIN
Vdd	1	—	_	—	—	—	—	_	_	—	—	—	_	Vdd
Vss	8		—		_		_	_	—	_	_	—	_	Vss

Note 1: Pin function is selectable via the APFCON register.

#### FIGURE 2: 14-PIN DIAGRAM FOR PIC16(L)F1823



#### FIGURE 3: 16-PIN DIAGRAM FOR PIC16(L)F1823



0         0	IABL	<b>E J</b> .		14-1		UCAI				1 1023)						
RA1         12         11         AN1         VREF+         CPS1         C12IN0-         SRI         -         -         RX(1) DT(1)         -         IOC         -         Y         ICSPCLK ICDCLK           RA2         11         10         AN2         -         CPS2         C10UT         SRQ         T0CKI         FLT0         -         -         INT/ IOC         -         Y         ICSPCLK ICDCLK           RA3         4         3         -         -         CPS2         C10UT         SRQ         T0CKI         FLT0         -         -         INT/ IOC         -         Y         ICSPCLK ICDCLK           RA4         3         2         AN3         -         CPS3         -         -         T1G <sup>(1)</sup> T10S0         -         -         SD0 <sup>(1)</sup> IOC         -         Y         MCLR VEP           RA4         3         2         AN3         -         CPS3         -         -         T1G <sup>(1)</sup> T10S0         -         -         SD0 <sup>(1)</sup> IOC         -         Y         OSC2 CLKOUT CLKN           RC0         10         9         AN4         -         CPS4         C2IN+         -         -         -	0/1		16-Pin QFN/UQFN	A/D	Reference	Cap Sense	Comparator	SR Latch	Timers	ECCP		ASSM	Interrupt	Modulator	Pull-up	Basic
RA2       11       10       AN2       —       CPS2       C1OUT       SRQ       TOCKI       FLT0       —       —       INT/ IOC       —       Y       —         RA3       4       3       —       —       —       —       —       —       T1G <sup>(1)</sup> —       —       INT/ IOC       —       Y       —         RA4       3       2       AN3       —       —       —       —       T1G <sup>(1)</sup> T1OSO       —       —       SS <sup>(1)</sup> IOC       —       Y       MCLR VPP         RA4       3       2       AN3       —       CPS3       —       —       T1G <sup>(1)</sup> T1OSO       —       —       SDO <sup>(1)</sup> IOC       —       Y       OSC2 CLKOUT CLKR         RA5       2       1       —       —       —       —       T1CKI T1OSI       —       —       SDO <sup>(1)</sup> IOC       —       Y       OSC1 CLKOUT CLKR         RC0       10       9       AN4       —       CPS4       C2IN+       —       —       —       SDI       —       —       Y       —         RC1       9       8       AN5       —       CPS5       C12IN1-	RA0		12	AN0	DACOUT	CPS0	C1IN+				CK <sup>(1)</sup>		IOC	_	Y	
RA3         4         3             T1G <sup>(1)</sup> SS <sup>(1)</sup> IOC          Y         MCLR VPP           RA4         3         2         AN3          CPS3           T1G <sup>(1)</sup> SS <sup>(1)</sup> IOC          Y         MCLR VPP           RA4         3         2         AN3          CPS3           T1G <sup>(1)</sup> T1OSO          SDO <sup>(1)</sup> IOC          Y         OSC2 CLKOUT           RA5         2         1            T1CKI T1OSI           IOC          Y         OSC2 CLKOUT           RC0         10         9         AN4          CPS4         C2IN+            SCL SCK           Y            RC1         9         8         AN5          CPS5         C12IN-           SDA SDI           Y            RC2         8         7	RA1		11	AN1	VREF+	CPS1	C12IN0-	SRI		_	RX <sup>(1)</sup> DT <sup>(1)</sup>		IOC	—	Y	
RA4         3         2         AN3         —         CPS3         —         —         T1G <sup>(1)</sup> T1OSO         —         SDO <sup>(1)</sup> IOC         —         Y         OSC2 CLKOUT CLKR           RA5         2         1         —         —         —         —         T1CKI T1OSO         —         —         SDO <sup>(1)</sup> IOC         —         Y         OSC2 CLKOUT CLKR           RA5         2         1         —         —         —         —         T1CKI T1OSI         —         —         IOC         —         Y         OSC1 CLKOUT CLKR           RC0         10         9         AN4         —         CPS4         C2IN+         —         —         —         —         IOC         —         Y         OSC1 CLKIN           RC1         9         8         AN5         —         CPS5         C12IN1-         —         —         —         SDA SDI         —         —         Y         —           RC2         8         7         AN6         —         CPS5         C12IN2-         —         —         P1D         —         SDO <sup>(1)</sup> —         MDCIN1         Y         —           RC3	RA2	11	10	AN2	_	CPS2	C10UT	SRQ		FLT0				_	Y	—
RA5       2       1       -       -       -       -       T1OSO       -       -       -       CLKOUT CLKR         RA5       2       1       -       -       -       -       T1CKI T1OSI       -       -       -       IOC       -       Y       OSC1 CLKN         RC0       10       9       AN4       -       CPS4       C2IN+       -       -       -       SCL       -       -       Y       OSC1 CLKN         RC1       9       8       AN5       -       CPS5       C12IN1-       -       -       -       SDA SDI       -       -       Y       -         RC2       8       7       AN6       -       CPS5       C12IN2-       -       -       P1D       -       SDO <sup>(1)</sup> -       MDCIN1       Y       -         RC2       8       7       AN6       -       CPS5       C12IN2-       -       -       P1D       -       SDO <sup>(1)</sup> -       MDCIN1       Y       -         RC3       7       6       AN7       -       CPS7       C12IN3-       -       P1B       TX <sup>(1)</sup> CK <sup>(1)</sup> -       MDOUT       Y       -	RA3	4	3	—	—		_	_			-		IOC	-	Y	
Image: Normal base in the image: Normal	RA4	3	2	AN3	—	CPS3	_	—	T10S0		_	SDO <sup>(1)</sup>	IOC	_	Y	CLKOUT
RC1       9       8       AN5       —       CPS5       C12IN1-       —       —       —       SCK       —       —       Y       —         RC2       8       7       AN6       —       CPS6       C12IN2-       —       —       P1D       —       SDA       —       —       Y       —         RC2       8       7       AN6       —       CPS6       C12IN2-       —       —       P1D       —       SDO <sup>(1)</sup> —       MDCIN1       Y       —         RC3       7       6       AN7       —       CPS7       C12IN3-       —       —       P1C       —       SS <sup>(1)</sup> —       MDCIN1       Y       —         RC4       6       5       —       —       —       C2OUT       SRNQ       —       P1B       TX <sup>(1)</sup> CK <sup>(1)</sup> —       MDOUT       Y       —         RC5       5       4       —       —       —       —       —       CCP1 P1A       RX <sup>(1)</sup> DT <sup>(1)</sup> —       —       MDCIN2       Y       —         VDD       1       16       —       —       —       —       —       —       —	RA5	2	1	-	—	-	—	—	T1CKI T1OSI			—	IOC	—	Y	
RC2       8       7       AN6       —       CPS6       C12IN2-       —       —       P1D       —       SDI       —       MDCIN1       Y       —         RC3       7       6       AN7       —       CPS7       C12IN3-       —       —       P1C       —       SDI       —       MDCIN1       Y       —         RC4       6       5       —       —       —       C2OUT       SRNQ       —       P1B       TX <sup>(1)</sup> CK <sup>(1)</sup> —       —       MDOUT       Y       —         RC4       6       5       —       —       —       C2OUT       SRNQ       —       P1B       TX <sup>(1)</sup> CK <sup>(1)</sup> —       —       MDOUT       Y       —         RC5       5       4       —       —       —       —       —       CCP1       RX <sup>(1)</sup> DT <sup>(1)</sup> —       —       MDCIN2       Y       —         VDD       1       16       —       —       —       —       —       —       —       —       VD       VD	RC0	10	9	AN4	—	CPS4	C2IN+	—	-		-	SCL SCK	-	—	Y	-
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	RC1	9	8	AN5	—	CPS5	C12IN1-	—				SDI		—	Y	—
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	RC2	8	7	AN6	—	CPS6	C12IN2-	—	—	P1D	—		—	MDCIN1	Y	—
RC5       5       4       -       -       -       -       CCP1       RX <sup>(1)</sup> -       -       MDCIN2       Y       -         VDD       1       16       -       -       -       -       -       -       -       VDD	RC3	7	6	AN7	—	CPS7	C12IN3-	—	_	P1C		SS <sup>(1)</sup>	—	MDMIN	Y	_
VDD     1     16     -     -     -     -     -     -     -     VDD	RC4	6	5	—	—	—	C2OUT	SRNQ	—			—	_	MDOUT		—
	RC5	5	4	-	—	_	-	—			RX <sup>(1)</sup> DT <sup>(1)</sup>			MDCIN2	Y	—
Vss 14 13 Vss	VDD			—	—	—	_	—	—	_	—	_	_	—	—	Vdd
	Vss	14	13	_	_	_	_	_	_	_	_	_	—	_	—	Vss

TABLE 3:	14-PIN ALLOCATION TABLE (PIC16(L)F1823)
----------	---

Note 1: Pin function is selectable via the APFCON register.

#### **Table of Contents**

1.0	Device Overview							
2.0	Enhanced Mid-Range CPU							
3.0	Memory Organization							
4.0	Device Configuration							
5.0	Oscillator Module (With Fail-Safe Clock Monitor)							
6.0	Reference Clock Module							
7.0	Resets							
8.0	Interrupts							
9.0	Power-Down Mode (Sleep)							
10.0								
11.0	Data EEPROM and Flash Program Memory Control							
12.0	I/O Ports	112						
13.0	Interrupt-On-Change	123						
14.0	Fixed Voltage Reference (FVR)	127						
15.0	Temperature Indicator Module	129						
16.0	Analog-to-Digital Converter (ADC) Module	130						
17.0	Digital-to-Analog Converter (DAC) Module	143						
18.0	SR Latch	147						
19.0	Comparator Module	152						
	Timer0 Module							
21.0	Timer1 Module with Gate Control	165						
22.0	Timer2 Module							
23.0	Data Signal Modulator							
24.0	Capture/Compare/PWM Modules	190						
25.0	Master Synchronous Serial Port Module							
26.0								
27.0	Capacitive Sensing (CPS) Module							
28.0		305						
29.0								
30.0	Electrical Specifications							
31.0								
32.0	Development Support							
	Packaging Information							
	endix A: Data Sheet Revision History							
	opendix B: Migrating From Other PIC® Devices							
	Microchip Web Site							
	omer Change Notification Service							
	omer Support							
Produ	uct Identification System	420						

### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com. We welcome your feedback.

#### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

#### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.


### 1.0 DEVICE OVERVIEW

The PIC12(L)F1822/16(L)F1823 are described within this data sheet. They are available in 8/14 pin packages. Figure 1-1 shows a block diagram of the PIC12(L)F1822/16(L)F1823 devices. Tables 1-2 and 1-3 show the pinout descriptions.

Reference Table 1-1 for peripherals available per device.

TABLE 1-1: DEVICE PERIPHERAL SUMMARY

Peripheral		PIC12(L)F1822	PIC16(L)F1823
ADC		٠	•
Capacitive Sensing (CP	S) Module	•	•
Data EEPROM		٠	•
Digital-to-Analog Conve	٠	•	
Digital Signal Modulator	•	•	
EUSART	•	•	
Fixed Voltage Reference	٠	•	
SR Latch		•	•
Capture/Compare/PWM	Modules		
	ECCP1	٠	•
Comparators			
	C1	•	•
	C2		•
Master Synchronous Se	erial Ports		
	MSSP	•	•
Timers			
	Timer0	•	•
	Timer1	•	•
	Timer2	•	•



#### TABLE 1-2: PIC12(L)F1822 PINOUT DESCRIPTION

Name	Function	Input Type	Output Type	Description
RA0/AN0/CPS0/C1IN+/	RA0	TTL	CMOS	General purpose I/O.
DACOUT/TX <sup>(1)</sup> /CK <sup>(1)</sup> /SDO <sup>(1)</sup> / SS <sup>(1)</sup> /P1B <sup>(1)</sup> /MDOUT/ICSPDAT/	AN0	AN	_	A/D Channel 0 input.
SSV/P1BV//MDOUT/ICSPDAT/	CPS0	AN		Capacitive sensing input 0.
	C1IN+	AN		Comparator C1 positive input.
	DACOUT		AN	Digital-to-Analog Converter output.
	ТХ	_	CMOS	USART asynchronous transmit.
	СК	ST	CMOS	USART synchronous clock.
	SDO		CMOS	SPI data output.
	SS	ST		Slave Select input.
	P1B	_	CMOS	PWM output.
	MDOUT	_	CMOS	Modulator output.
	ICSPDAT	ST	CMOS	ICSP™ Data I/O.
RA1/AN1/CPS1/VREF+/C1IN0-/	RA1	TTL	CMOS	General purpose I/O.
SRI/RX <sup>(1)</sup> /DT <sup>(1)</sup> /SCL/SCK/	AN1	AN		A/D Channel 1 input.
MDMIN/ICSPCLK/ICDCLK	CPS1	AN		Capacitive sensing input 1.
	VREF+	AN	_	A/D and DAC Positive Voltage Reference input.
	C1IN0-	AN	_	Comparator C1 or C2 negative input.
	SRI	ST	_	SR latch input.
	RX	ST	_	USART asynchronous input.
	DT	ST	CMOS	USART synchronous data.
	SCL	I <sup>2</sup> C™	OD	I <sup>2</sup> C <sup>™</sup> clock.
	SCK	ST	CMOS	SPI clock.
	MDMIN	ST	—	Modulator source input.
	ICSPCLK	ST	_	Serial Programming Clock.
RA2/AN2/CPS2/C1OUT/SRQ/	RA2	ST	CMOS	General purpose I/O.
T0CKI/CCP1 <sup>(1)</sup> /P1A <sup>(1)</sup> /FLT0/	AN2	AN	_	A/D Channel 2 input.
SDA/SDI/INT/MDCIN1	CPS2	AN	_	Capacitive sensing input 2.
	C10UT	_	CMOS	Comparator C1 output.
	SRQ		CMOS	SR latch non-inverting output.
	TOCKI	ST		Timer0 clock input.
	CCP1	ST	CMOS	Capture/Compare/PWM 1.
	P1A		CMOS	PWM output.
	FLT0	ST	_	ECCP Auto-Shutdown Fault input.
	SDA	I <sup>2</sup> C™	OD	I <sup>2</sup> C™ data input/output.
	SDI	CMOS	_	SPI data input.
	INT	ST	_	External interrupt.
	MDCIN1	ST	_	Modulator Carrier Input 1.
RA3/SS <sup>(1)</sup> /T1G <sup>(1)</sup> /VPP/MCLR	RA3	TTL	_	General purpose input.
	SS	ST	_	Slave Select input.
	T1G	ST	_	Timer1 Gate input.
	VPP	HV	_	Programming voltage.
	MCLR	ST		Master Clear with internal pull-up.

TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I<sup>2</sup>C<sup>TM</sup> = Schmitt Trigger input with I<sup>2</sup>CHV = High Voltage XTAL = Crystal levels

Name	Function	Input Type	Output Type	Description
RA4/AN3/CPS3/OSC2/	RA4	TTL	CMOS	General purpose I/O.
CLKOUT/T1OSO/C1IN1-/CLKR/ SDO <sup>(1)</sup> /CK <sup>(1)</sup> /TX <sup>(1)</sup> /P1B <sup>(1)</sup> /	AN3	AN	_	A/D Channel 3 input.
T1G <sup>(1)</sup> /MDCIN2	CPS3	AN	_	Capacitive sensing input 3.
	OSC2	···· ,		Crystal/Resonator (LP, XT, HS modes).
	CLKOUT			Fosc/4 output.
	T10S0	XTAL	XTAL	Timer1 oscillator connection.
	C1IN1-	AN	_	Comparator C1 negative input.
	CLKR		CMOS	Clock Reference output.
	SDO		CMOS	SPI data output.
	СК	ST	CMOS	USART synchronous clock.
	ТΧ		CMOS	USART asynchronous transmit.
	P1B	_	CMOS	PWM output.
	T1G	ST	_	Timer1 Gate input.
	MDCIN2	ST	—	Modulator Carrier Input 2.
RA5/CLKIN/OSC1/T1OSI/	RA5	TTL	CMOS	General purpose I/O.
T1CKI/SRNQ/P1A <sup>(1)</sup> /CCP1 <sup>(1)</sup> / DT <sup>(1)</sup> /RX <sup>(1)</sup>	CLKIN	CMOS	_	External clock input (EC mode).
DIV/RAV	OSC1	XTAL	—	Crystal/Resonator (LP, XT, HS modes).
	T10SI	XTAL	XTAL	Timer1 oscillator connection.
	T1CKI	ST	_	Timer1 clock input.
	SRNQ		CMOS	SR latch inverting output.
	P1A	_	CMOS	PWM output.
	CCP1	ST	CMOS	Capture/Compare/PWM 1.
	DT	ST	CMOS	USART synchronous data.
	RX	ST	—	USART asynchronous input.
Vdd	Vdd	Power	—	Positive supply.
Vss	Vss	Power	—	Ground reference.

TABLE 1-2: PIC12(L)F1822 PINOUT DESCRIPTION (CONTINUED)

Legend:AN= Analog input or outputCMOS = CMOS compatible input or outputOD= Open DrainTTL = TTL compatible inputST= Schmitt Trigger input with CMOS levels $I^2C^{TM}$ = Schmitt Trigger input with  $I^2C$ HV= High VoltageXTAL= Crystallevels

#### TABLE 1-3: PIC16(L)F1823 PINOUT DESCRIPTION

Name	Function	Input Type	Output Type	Description
RA0/AN0/CPS0/C1IN+/	RA0	TTL	CMOS	General purpose I/O.
DACOUT/TX <sup>(1)</sup> /CK <sup>(1)</sup> /ICSPDAT/	AN0	AN	_	A/D Channel 0 input.
ICDDAT	CPS0	AN		Capacitive sensing input 0.
	C1IN+	AN		Comparator C1 positive input.
	DACOUT	_	AN	Digital-to-Analog Converter output.
	ТΧ		CMOS	USART asynchronous transmit.
	СК	ST	CMOS	USART synchronous clock.
	ICSPDAT	ST	CMOS	ICSP™ Data I/O.
RA1/AN1/CPS1/C12IN0-/VREF+/	RA1	TTL	CMOS	General purpose I/O.
SRI/RX <sup>(1)</sup> /DT <sup>(1)</sup> /ICSPCLK/	AN1	AN		A/D Channel 1 input.
ICDCLK	CPS1	AN	_	Capacitive sensing input 1.
	C12IN0-	AN	_	Comparator C1 or C2 negative input.
	VREF+	AN	_	A/D and DAC Positive Voltage Reference input.
	SRI	ST	_	SR latch input.
	RX	ST		USART asynchronous input.
	DT	ST	CMOS	USART synchronous data.
	ICSPCLK	ST		Serial Programming Clock.
RA2/AN2/CPS2/T0CKI/INT/	RA2	ST	CMOS	General purpose I/O.
C1OUT/SRQ/FLT0	AN2	AN		A/D Channel 2 input.
	CPS2	AN	_	Capacitive sensing input 2.
	TOCKI	ST	_	Timer0 clock input.
	INT	ST		External interrupt.
	C10UT	_	CMOS	Comparator C1 output.
	SRQ	_	CMOS	SR latch non-inverting output.
	FLT0	ST		ECCP Auto-Shutdown Fault input.
RA3/SS <sup>(1)</sup> /T1G <sup>(1)</sup> /VPP/MCLR	RA3	TTL		General purpose input.
	SS	ST		Slave Select input.
	T1G	ST		Timer1 Gate input.
	VPP	HV		Programming voltage.
	MCLR	ST		Master Clear with internal pull-up.
RA4/AN3/CPS3/OSC2/	RA4	TTL	CMOS	General purpose I/O.
CLKOUT/T1OSO/CLKR/SDO <sup>(1)</sup> /	AN3	AN	_	A/D Channel 3 input.
T1G <sup>(1)</sup>	CPS3	AN	_	Capacitive sensing input 3.
	OSC2	XTAL	XTAL	Crystal/Resonator (LP, XT, HS modes).
	CLKOUT		CMOS	Fosc/4 output.
	T10S0	XTAL	XTAL	Timer1 oscillator connection.
	CLKR		CMOS	Clock Reference output.
	SDO	—	CMOS	SPI data output.
	T1G	ST	_	Timer1 Gate input.

TTL = TTL compatible input of output  $TTL = TTL compatible input of ST = Schmitt Trigger input with CMOS levels <math>I^2C^{TM}$  = Schmitt Trigger input with I<sup>2</sup>C HV = High Voltage XTAL = Crystal levels

Name	Function	Input Type	Output Type	Description		
RA5/CLKIN/OSC1/T1OSI/T1CKI	RA5	TTL	CMOS	General purpose I/O.		
	CLKIN	CMOS	_	External clock input (EC mode).		
	OSC1	XTAL	_	Crystal/Resonator (LP, XT, HS modes).		
	T10SI	XTAL	XTAL	Timer1 oscillator connection.		
	T1CKI	ST	_	Timer1 clock input.		
RC0/AN4/CPS4/C2IN+/SCL/	RC0	TTL	CMOS	General purpose I/O.		
SCK	AN4	AN	_	A/D Channel 4 input.		
	CPS4	AN	—	Capacitive sensing input 4.		
	C2IN+	AN	—	Comparator C2 positive input.		
	SCL	I <sup>2</sup> C™	OD	I <sup>2</sup> C <sup>™</sup> clock.		
	SCK	ST	CMOS	SPI clock.		
C1/AN5/CPS5/C12IN1-/SDA/	RC1	TTL	CMOS	General purpose I/O.		
SDI	AN5	AN	—	A/D Channel 5 input.		
	CPS5	AN	—	Capacitive sensing input 5.		
	C12IN1-	AN	—	Comparator C1 or C2 negative input.		
	SDA	I <sup>2</sup> C™	OD	I <sup>2</sup> C™ data input/output.		
	SDI	CMOS	—	SPI data input.		
C2/AN6/CPS6/C12IN2-/P1D/	RC2	TTL	CMOS	General purpose I/O.		
DO <sup>(1)</sup> /MDCIN1	AN6	AN	_	A/D Channel 6 input.		
	CPS6	AN	_	Capacitive sensing input 6.		
	C12IN2-	AN	_	Comparator C1 or C2 negative input.		
	P1D	_	CMOS	PWM output.		
	SDO	_	CMOS	SPI data output.		
	MDCIN1	ST	_	Modulator Carrier Input 1.		
C3/AN7/CPS7/C12IN3-/P1C/	RC6	TTL	CMOS	General purpose I/O.		
<sup>S(1)</sup> /MDMIN	AN7	AN		A/D Channel 6 input.		
	CPS7	AN	_	Capacitive sensing input 6.		
	C12IN3-	AN	_	Comparator C1 or C2 negative input.		
	P1C	_	CMOS	PWM output.		
	SS	ST	_	Slave Select input.		
	MDMIN	ST	_	Modulator source input.		
RC4/C2OUT/SRNQ/P1B/CK <sup>(1)</sup> /	RC4	TTL	CMOS	General purpose I/O.		
X <sup>(1)</sup> /MDOUT	C2OUT	_	CMOS	Comparator C2 output.		
	SRNQ	_	CMOS	SR latch inverting output.		
	P1B	_	CMOS	PWM output.		
	СК	ST	CMOS	USART synchronous clock.		
	ТХ	_	CMOS	USART asynchronous transmit.		
	MDOUT	_	CMOS	Modulator output.		
C5/P1A/CCP1/DT <sup>(1)</sup> /RX <sup>(1)</sup> /	RC5	TTL	CMOS	General purpose I/O.		
1DCIN2	P1A	_	CMOS	PWM output.		
	CCP1	ST	CMOS	Capture/Compare/PWM 1.		
	DT	ST	CMOS	USART synchronous data.		
	RX	ST	_	USART asynchronous input.		
	MDCIN2	ST	_	Modulator Carrier Input 2.		
egend: AN = Analog input or c TTL = TTL compatible i HV = High Voltage	output CMC	= Schr	nitt Trigge			

#### TABLE 1-3: PIC16(L)F1823 PINOUT DESCRIPTION (CONTINUED)

#### **TABLE 1-3:** PIC16(L)F1823 PINOUT DESCRIPTION (CONTINUED)

Name	Function	Input Type	Output Type	Description					
VDD	Vdd	Power	—	Positive supply.					
Vss	Vss	Power	—	Ground reference.					
Legend: AN = Analog input or output CMOS = CMOS compatible input or output OD = Open Drain									

nput or output compatible input or

TTL = TTL compatible input of output  $TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels <math>I^2C^{TM} = Schmitt Trigger input with I^2C$ HV = High Voltage TTL = Crystal levels

### 2.0 ENHANCED MID-RANGE CPU

This family of devices contain an enhanced mid-range 8-bit CPU core. The CPU has 49 instructions. Interrupt capability includes automatic context saving. The hardware stack is 16 levels deep and has Overflow and Underflow Reset capability. Direct, Indirect, and Relative addressing modes are available. Two File Select Registers (FSRs) provide the ability to read program and data memory.

- Automatic Interrupt Context Saving
- 16-level Stack with Overflow and Underflow
- File Select Registers
- Instruction Set

#### 2.1 Automatic Interrupt Context Saving

During interrupts, certain registers are automatically saved in shadow registers and restored when returning from the interrupt. This saves stack space and user code. See **Section 8.5 "Automatic Context Saving"**, for more information.

#### 2.2 16-Level Stack with Overflow and Underflow

These devices have an external stack memory 15 bits wide and 16 words deep. A Stack Overflow or Underflow will set the appropriate bit (STKOVF or STKUNF) in the PCON register, and if enabled will cause a software Reset. See section **Section 3.4 "Stack**" for more details.


#### 2.3 File Select Registers

There are two 16-bit File Select Registers (FSR). FSRs can access all file registers and program memory, which allows one data pointer for all memory. When an FSR points to program memory, there is one additional instruction cycle in instructions using INDF to allow the data to be fetched. General purpose memory can now also be addressed linearly, providing the ability to access contiguous data larger than 80 bytes. There are also new instructions to support the FSRs. See **Section 3.5 "Indirect Addressing"** for more details.

#### 2.4 Instruction Set

There are 49 instructions for the enhanced mid-range CPU to support the features of the CPU. See **Section 29.0 "Instruction Set Summary"** for more details.





### 3.0 MEMORY ORGANIZATION

These devices contain the following types of memory:

- Program Memory
- Data Memory
  - Core Registers
  - Special Function Registers
  - General Purpose RAM
  - Common RAM
  - Device Memory Maps
  - Special Function Registers Summary
- Data EEPROM memory<sup>(1)</sup>

Note 1: The Data EEPROM Memory and the method to access Flash memory through the EECON registers is described in Section 11.0 "Data EEPROM and Flash Program Memory Control". The following features are associated with access and control of program memory and data memory:

- PCL and PCLATH
- Stack
- Indirect Addressing

### 3.1 Program Memory Organization

The enhanced mid-range core has a 15-bit program counter capable of addressing a 32K x 14 program memory space. Table 3-1 shows the memory sizes implemented for the PIC12(L)F1822/16(L)F1823 family. Accessing a location above these boundaries will cause a wrap-around within the implemented memory space.

#### TABLE 3-1:DEVICE SIZES AND ADDRESSES

Device	Program Memory Space (Words)	Last Program Memory Address		
PIC12(L)F1822	2.048	07FFh		
PIC16(L)F1823	2,040	01111		

### FIGURE 3-1: PROGRAM MEMORY MAP AND STACK FOR PIC12(L)F1822/16(L)F1823

		_
	PC<14:0>	
CALL RETURN Interrup	· 13 .	
	• Stack Level 15	
	Reset Vector	0000h
	•	
	Interrupt Vector	0004h
On-chip Program Memory	Page 0	0005h 07FFh
	Rollover to Page 0	0800h
	:	
	Rollover to Page 0	7FFFh

### 3.1.1 READING PROGRAM MEMORY AS DATA

There are two methods of accessing constants in program memory. The first method is to use tables of RETLW instructions. The second method is to set an FSR to point to the program memory.

#### 3.1.1.1 RETLW Instruction

The RETLW instruction can be used to provide access to tables of constants. The recommended way to create such a table is shown in Example 3-1.

EXAMPLE 3-1:	RETLW INSTRUCTION
	KETTM INOLIVOCTION

constants	
BRW	;Add Index in W to
	;program counter to
	;select data
RETLW DATA0	;Index0 data
RETLW DATA1	;Index1 data
RETLW DATA2	
RETLW DATA3	
my_function	
; LOTS OF CODE	
MOVLW DATA_IN	DEX
CALL constants	
; THE CONSTANT IS	IN W

The BRW instruction makes this type of table very simple to implement. If your code must remain portable with previous generations of microcontrollers, then the BRW instruction is not available so the older table read method must be used.

#### 3.1.1.2 Indirect Read with FSR

The program memory can be accessed as data by setting bit 7 of the FSRxH register and reading the matching INDFx register. The MOVIW instruction will place the lower eight bits of the addressed word in the W register. Writes to the program memory cannot be performed via the INDF registers. Instructions that access the program memory via the FSR require one extra instruction cycle to complete. Example 3-2 demonstrates accessing the program memory via an FSR.

The High directive will set bit<7> if a label points to a location in program memory.

#### EXAMPLE 3-2: ACCESSING PROGRAM MEMORY VIA FSR

constants					
RETLW	DATA0		;Index0	data	
RETLW	DATA1		;Index1	data	
RETLW	DATA2				
RETLW	DATA3				
my_functi	on				
; LO	IS OF CODE	•••			
MOVLW	LOW cons	stan	ts		
MOVWF	FSR1L				
MOVLW	HIGH cor	ista	nts		
MOVWF	FSR1H				
MOVIW	0[FSR1]				
; THE PROG	RAM MEMORY	IS	IN W		

#### 3.2 Data Memory Organization

The data memory is partitioned in 32 memory banks with 128 bytes in a bank. Each bank consists of (Figure 3-2):

- · 12 core registers
- · 20 Special Function Registers (SFR)
- Up to 80 bytes of General Purpose RAM (GPR)
- 16 bytes of common RAM

The active bank is selected by writing the bank number into the Bank Select Register (BSR). Unimplemented memory will read as '0'. All data memory can be accessed either directly (via instructions that use the file registers) or indirectly via the two File Select Registers (FSR). See Section 3.5 "Indirect Addressing" for more information.

#### 3.2.1 CORE REGISTERS

The core registers contain the registers that directly affect the basic operation of the PIC12(L)F1822/16(L)F1823. These registers are listed below:

- INDF0
- INDF1
- PCL
- STATUS
- FSR0 Low
- FSR0 High
- FSR1 Low
- FSR1 High
- BSR
- WREG
- PCLATH
- INTCON

Note: The core registers are the first 12 addresses of every data memory bank.

#### 3.2.1.1 STATUS Register

The STATUS register, shown in Register 3-1, contains:

- the arithmetic status of the ALU
- · the Reset status

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

#### REGISTER 3-1: STATUS: STATUS REGISTER

For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as '000u u1uu' (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any Status bits. For other instructions not affecting any Status bits (Refer to Section 29.0 "Instruction Set Summary").

Note 1:	The C and DC bits operate as Borrow
	and Digit Borrow out bits, respectively, in
	subtraction.

U-0	U-0	U-0	R-1/q	R-1/q	R/W-0/u	R/W-0/u	R/W-0/u					
—			TO	PD	Z	DC <sup>(1)</sup>	C <sup>(1)</sup>					
bit 7							bit 0					
Legend:												
R = Readable	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'											
u = Bit is unch	nanged	x = Bit is unkn	own	-n/n = Value	at POR and BO	R/Value at all c	other Resets					
'1' = Bit is set	(1' = Bit is set (0' = Bit is cleared q = Value depends on condition											
bit 7-5 bit 4 bit 3	<b>TO:</b> Time-out	er-up, CLRWDT	instruction or	SLEEP instruc	tion							
		er-up or by the tion of the SLEE										
bit 2	bit 2 Z: Zero bit											
		t of an arithmet t of an arithmet	• •		ero							
bit 1	DC: Digit Car	ry/Digit Borrow	bit <sup>(1)</sup>									
1 = A carry-out from the 4th low-order bit of the result occurred												

- 0 = No carry-out from the 4th low-order bit of the result
- bit 0 C: Carry/Borrow bit<sup>(1)</sup>
  - 1 = A carry-out from the Most Significant bit of the result occurred
  - $\ensuremath{\scriptscriptstyle 0}$  = No carry-out from the Most Significant bit of the result occurred
- **Note 1:** For Borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand.

#### 3.2.2 SPECIAL FUNCTION REGISTER

The Special Function Registers are registers used by the application to control the desired operation of peripheral functions in the device. The registers associated with the operation of the peripherals are described in the appropriate peripheral chapter of this data sheet.

#### 3.2.3 GENERAL PURPOSE RAM

There are up to 80 bytes of GPR in each data memory bank.


#### 3.2.3.1 Linear Access to GPR

The general purpose RAM can be accessed in a non-banked method via the FSRs. This can simplify access to large memory structures. See **Section 3.5.2** "Linear Data Memory" for more information.

#### 3.2.4 COMMON RAM

There are 16 bytes of common RAM accessible from all banks.

#### FIGURE 3-2: BANKED MEMORY PARTITIONING



#### 3.2.5 DEVICE MEMORY MAPS

The memory maps for the device family are as shown in Table 3-2.

#### TABLE 3-2: MEMORY MAP TABLES

Device	Banks	Table No.
	0-7	Table 3-3
	8-15	Table 3-4
PIC12(L)F1822/16(L)F1823	16-23	Table 3-5
	24-31	Table 3-6
	31	Table 3-7

#### TABLE 3-3:PIC12(L)F1822/16(L)F1823 MEMORY MAP, BANKS 0-7

IADL		012(		-)1 10											
	BANK 0		BANK 1		BANK 2		BANK 3		BANK 4		BANK 5		BANK 6		BANK 7
000h	INDF0	080h	INDF0	100h	INDF0	180h	INDF0	200h	INDF0	280h	INDF0	300h	INDF0	380h	INDF0
001h	INDF1	081h	INDF1	101h	INDF1	181h	INDF1	201h	INDF1	281h	INDF1	301h	INDF1	381h	INDF1
002h	PCL	082h	PCL	102h	PCL	182h	PCL	202h	PCL	282h	PCL	302h	PCL	382h	PCL
003h	STATUS	083h	STATUS	103h	STATUS	183h	STATUS	203h	STATUS	283h	STATUS	303h	STATUS	383h	STATUS
004h	FSR0L	084h	FSR0L	104h	FSR0L	184h	FSR0L	204h	FSR0L	284h	FSR0L	304h	FSR0L	384h	FSR0L
005h	FSR0H	085h	FSR0H	105h	FSR0H	185h	FSR0H	205h	FSR0H	285h	FSR0H	305h	FSR0H	385h	FSR0H
006h	FSR1L	086h	FSR1L	106h	FSR1L	186h	FSR1L	206h	FSR1L	286h	FSR1L	306h	FSR1L	386h	FSR1L
007h	FSR1H	087h	FSR1H	107h	FSR1H	187h	FSR1H	207h	FSR1H	287h	FSR1H	307h	FSR1H	387h	FSR1H
008h	BSR	088h	BSR	108h	BSR	188h	BSR	208h	BSR	288h	BSR	308h	BSR	388h	BSR
009h	WREG	089h	WREG	109h	WREG	189h	WREG	209h	WREG	289h	WREG	309h	WREG	389h	WREG
00Ah	PCLATH	08Ah	PCLATH	10Ah	PCLATH	18Ah	PCLATH	20Ah	PCLATH	28Ah	PCLATH	30Ah	PCLATH	38Ah	PCLATH
00Bh	INTCON	08Bh	INTCON	10Bh	INTCON	18Bh	INTCON	20Bh	INTCON	28Bh	INTCON	30Bh	INTCON	38Bh	INTCON
00Ch	PORTA	08Ch	TRISA	10Ch	LATA	18Ch	ANSELA	20Ch	WPUA	28Ch	—	30Ch	—	38Ch	—
00Dh	—	08Dh	_	10Dh	_	18Dh		20Dh	_	28Dh	—	30Dh	—	38Dh	—
00Eh	PORTC <sup>(1)</sup>	08Eh	TRISC <sup>(1)</sup>	10Eh	LATC <sup>(1)</sup>	18Eh	ANSELC <sup>(1)</sup>	20Eh	WPUC <sup>(1)</sup>	28Eh	—	30Eh	—	38Eh	—
00Fh	—	08Fh	—	10Fh	—	18Fh	—	20Fh	—	28Fh	—	30Fh	—	38Fh	—
010h	_	090h	—	110h	—	190h	—	210h	—	290h	_	310h	—	390h	—
011h	PIR1	091h	PIE1	111h	CM1CON0	191h	EEADRL	211h	SSP1BUF	291h	CCPR1L	311h	—	391h	IOCAP
012h	PIR2	092h	PIE2	112h	CM1CON1	192h	EEADRH	212h	SSP1ADD	292h	CCPR1H	312h	—	392h	IOCAN
013h	—	093h	—	113h	CM2CON0 <sup>(1)</sup>	193h	EEDATL	213h	SSP1MASK	293h	CCP1CON	313h	—	393h	IOCAF
014h	—	094h	—	114h	CM2CON1 <sup>(1)</sup>	194h	EEDATH	214h	SSP1STAT	294h	PWM1CON	314h	—	394h	—
015h	TMR0	095h	OPTION	115h	CMOUT	195h	EECON1	215h	SSP1CON1	295h	CCP1AS	315h	—	395h	_
016h	TMR1L	096h	PCON	116h	BORCON	196h	EECON2	216h	SSP1CON2	296h	PSTR1CON	316h	-	396h	—
017h	TMR1H	097h	WDTCON	117h	FVRCON	197h		217h	SSP1CON3	297h	—	317h	—	397h	—
018h	T1CON	098h	OSCTUNE	118h	DACCON0	198h		218h	_	298h	_	318h	—	398h	—
019h	T1GCON	099h	OSCCON	119h	DACCON1	199h	RCREG	219h	_	299h	—	319h	—	399h	—
01Ah	TMR2	09Ah	OSCSTAT	11Ah	SRCON0	19Ah	TXREG	21Ah	—	29Ah	—	31Ah	—	39Ah	CLKRCON
01Bh	PR2	09Bh	ADRESL	11Bh	SRCON1	19Bh	SPBRGL	21Bh	_	29Bh	—	31Bh	—	39Bh	—
01Ch	T2CON	09Ch	ADRESH	11Ch	—	19Ch	SPBRGH	21Ch	_	29Ch	_	31Ch	—	39Ch	MDCON
01Dh	_	09Dh	ADCON0	11Dh	APFCON	19Dh	RCSTA	21Dh	_	29Dh	_	31Dh	—	39Dh	MDSRC
01Eh	CPSCON0	09Eh	ADCON1	11Eh	_	19Eh	TXSTA	21Eh	-	29Eh	—	31Eh	—	39Eh	MDCARL
01Fh	CPSCON1	09Fh	—	11Fh	—	19Fh	BAUDCON	21Fh	_	29Fh	—	31Fh	—	39Fh	MDCARH
020h		0A0h	General	120h		1A0h		220h		2A0h		320h		3A0h	
	General		Purpose												
	Purpose	0BFh	Register		Unimplemented		Unimplemented		Unimplemented		Unimplemented		Unimplemented		Unimplemented
	Register	0CFh	32 Bytes		Read as '0'		Read as '0'		Read as '0'		Read as '0'		Read as '0'		Read as '0'
	80 Bytes	UCFII	Unimplemented												
	-		Read as '0'									36Fh		3EFh	
06Fh 070h		0EFh 0F0h		16Fh 170h		1EFh 1F0h		26Fh 270h		2EFh 2F0h		370h		3EFI	
07011			A	1700	A	IFUN	A	2700	A	2500	A	3/0/1	A	3500	A
	Common RAM		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh
075			7011 - 7111	4751	7011 - 7111	455	7011-7111	075		055		075	7011-7111		7011-7111
07Fh		0FFh		17Fh		1FFh		27Fh		2FFh		37Fh		3FFh	

**Legend:** = Unimplemented data memory locations, read as '0'.

Note 1: Available only on PIC16(L)F1823.

#### TABLE 3-4: PIC12(L)F1822/16(L)F1823 MEMORY MAP, BANKS 8-15

	BANK 8		BANK 9		BANK 10		BANK 11		BANK 12		BANK 13		BANK 14		BANK 15
400h	INDF0	480h	INDF0	500h	INDF0	580h	INDF0	600h	INDF0	680h	INDF0	700h	INDF0	780h	INDF0
401h	INDF1	481h	INDF1	501h	INDF1	581h	INDF1	601h	INDF1	681h	INDF1	701h	INDF1	781h	INDF1
402h	PCL	482h	PCL	502h	PCL	582h	PCL	602h	PCL	682h	PCL	702h	PCL	782h	PCL
403h	STATUS	483h	STATUS	503h	STATUS	583h	STATUS	603h	STATUS	683h	STATUS	703h	STATUS	783h	STATUS
404h	FSR0L	484h	FSR0L	504h	FSR0L	584h	FSR0L	604h	FSR0L	684h	FSR0L	704h	FSR0L	784h	FSR0L
405h	FSR0H	485h	FSR0H	505h	FSR0H	585h	FSR0H	605h	FSR0H	685h	FSR0H	705h	FSR0H	785h	FSR0H
406h	FSR1L	486h	FSR1L	506h	FSR1L	586h	FSR1L	606h	FSR1L	686h	FSR1L	706h	FSR1L	786h	FSR1L
407h	FSR1H	487h	FSR1H	507h	FSR1H	587h	FSR1H	607h	FSR1H	687h	FSR1H	707h	FSR1H	787h	FSR1H
408h	BSR	488h	BSR	508h	BSR	588h	BSR	608h	BSR	688h	BSR	708h	BSR	788h	BSR
409h	WREG	489h	WREG	509h	WREG	589h	WREG	609h	WREG	689h	WREG	709h	WREG	789h	WREG
40Ah	PCLATH	48Ah	PCLATH	50Ah	PCLATH	58Ah	PCLATH	60Ah	PCLATH	68Ah	PCLATH	70Ah	PCLATH	78Ah	PCLATH
40Bh	INTCON	48Bh	INTCON	50Bh	INTCON	58Bh	INTCON	60Bh	INTCON	68Bh	INTCON	70Bh	INTCON	78Bh	INTCON
40Ch	_	48Ch		50Ch	—	58Ch	_	60Ch	—	68Ch	—	70Ch	—	78Ch	_
40Dh	—	48Dh	_	50Dh	_	58Dh	_	60Dh	—	68Dh	_	70Dh	_	78Dh	—
40Eh	—	48Eh	_	50Eh	—	58Eh	—	60Eh	—	68Eh	—	70Eh	—	78Eh	—
40Fh	_	48Fh	_	50Fh	_	58Fh	_	60Fh	_	68Fh	—	70Fh	_	78Fh	—
410h	_	490h	_	510h	_	590h	_	610h	_	690h	—	710h	_	790h	—
411h	_	491h	_	511h	_	591h	_	611h	_	691h	—	711h	_	791h	—
412h	—	492h	—	512h	—	592h	—	612h	—	692h	—	712h	—	792h	—
413h	—	493h	—	513h	—	593h	—	613h	—	693h	—	713h	—	793h	—
414h	—	494h	—	514h	—	594h	—	614h	—	694h	—	714h	—	794h	—
415h	—	495h	_	515h	—	595h	—	615h	—	695h	—	715h	—	795h	—
416h		496h		516h	—	596h	_	616h	_	696h	—	716h	_	796h	—
417h		497h		517h	—	597h	_	617h	_	697h	—	717h	_	797h	—
418h		498h		518h	—	598h	_	618h	_	698h	—	718h	_	798h	—
419h		499h		519h	—	599h	—	619h	_	699h	—	719h	_	799h	_
41Ah		49Ah		51Ah	—	59Ah	—	61Ah	_	69Ah	—	71Ah	_	79Ah	_
41Bh		49Bh		51Bh	—	59Bh	—	61Bh	_	69Bh	—	71Bh	_	79Bh	_
41Ch	_	49Ch	_	51Ch	—	59Ch	—	61Ch	_	69Ch	_	71Ch	—	79Ch	-
41Dh	—	49Dh	—	51Dh	—	59Dh	_	61Dh	—	69Dh	—	71Dh	—	79Dh	—
41Eh	—	49Eh	—	51Eh	—	59Eh	_	61Eh	—	69Eh	—	71Eh	—	79Eh	—
41Fh	—	49Fh	—	51Fh	—	59Fh	_	61Fh	—	69Fh	—	71Fh	—	79Fh	—
420h		4A0h		520h		5A0h		620h		6A0h		720h		7A0h	
	Unimplemented Read as '0'														
46Fh		4EFh		56Fh		5EFh		66Fh		6EFh		76Fh		7EFh	
470h		4F0h		570h		5F0h		670h		6F0h		770h		7F0h	
	Accesses 70h – 7Fh														
47Fh		4FFh		57Fh		5FFh		67Fh		6FFh		77Fh		7FFh	
								II							

Legend: = Unimplemented data memory locations, read as '0'.

#### TABLE 3-5: PIC12(L)F1822/16(L)F1823 MEMORY MAP, BANKS 16-23

	BANK 16	``	BANK 17		BANK 18		BANK 19		BANK 20		BANK 21		BANK 22		BANK 23
800h	INDF0	880h	INDF0	900h	INDF0	980h	INDF0	A00h	INDF0	A80h	INDF0	B00h	INDF0	B80h	INDF0
801h	INDF1	881h	INDF1	901h	INDF1	981h	INDF1	A01h	INDF1	A81h	INDF1	B01h	INDF1	B81h	INDF1
802h	PCL	882h	PCL	902h	PCL	982h	PCL	A02h	PCL	A82h	PCL	B02h	PCL	B82h	PCL
803h	STATUS	883h	STATUS	903h	STATUS	983h	STATUS	A03h	STATUS	A83h	STATUS	B03h	STATUS	B83h	STATUS
804h	FSR0L	884h	FSR0L	904h	FSR0L	984h	FSR0L	A04h	FSR0L	A84h	FSR0L	B04h	FSR0L	B84h	FSR0L
805h	FSR0H	885h	FSR0H	905h	FSR0H	985h	FSR0H	A05h	FSR0H	A85h	FSR0H	B05h	FSR0H	B85h	FSR0H
806h	FSR1L	886h	FSR1L	906h	FSR1L	986h	FSR1L	A06h	FSR1L	A86h	FSR1L	B06h	FSR1L	B86h	FSR1L
807h	FSR1H	887h	FSR1H	907h	FSR1H	987h	FSR1H	A07h	FSR1H	A87h	FSR1H	B07h	FSR1H	B87h	FSR1H
808h	BSR	888h	BSR	908h	BSR	988h	BSR	A08h	BSR	A88h	BSR	B08h	BSR	B88h	BSR
809h	WREG	889h	WREG	909h	WREG	989h	WREG	A09h	WREG	A89h	WREG	B09h	WREG	B89h	WREG
80Ah	PCLATH	88Ah	PCLATH	90Ah	PCLATH	98Ah	PCLATH	A0Ah	PCLATH	A8Ah	PCLATH	B0Ah	PCLATH	B8Ah	PCLATH
80Bh	INTCON	88Bh	INTCON	90Bh	INTCON	98Bh	INTCON	A0Bh	INTCON	A8Bh	INTCON	B0Bh	INTCON	B8Bh	INTCON
80Ch	—	88Ch	—	90Ch	—	98Ch	—	A0Ch	—	A8Ch	—	B0Ch	—	B8Ch	—
80Dh	—	88Dh	—	90Dh	—	98Dh	_	A0Dh	—	A8Dh	_	B0Dh	_	B8Dh	_
80Eh	—	88Eh	—	90Eh	—	98Eh		A0Eh	—	A8Eh	—	B0Eh	—	B8Eh	_
80Fh	—	88Fh	—	90Fh	—	98Fh	—	A0Fh	—	A8Fh	—	B0Fh	—	B8Fh	_
810h	—	890h	—	910h	—	990h	—	A10h	—	A90h	—	B10h	—	B90h	_
811h	—	891h	—	911h	—	991h	—	A11h	—	A91h	—	B11h	—	B91h	_
812h	—	892h	—	912h	—	992h	—	A12h	—	A92h	_	B12h	—	B92h	_
813h	—	893h	—	913h	—	993h	—	A13h	—	A93h	_	B13h	—	B93h	_
814h	—	894h	—	914h	—	994h	—	A14h	—	A94h	—	B14h	—	B94h	_
815h	—	895h	—	915h	—	995h		A15h	—	A95h	—	B15h	—	B95h	_
816h	—	896h	—	916h	—	996h	—	A16h	—	A96h	—	B16h	—	B96h	_
817h	—	897h	—	917h	—	997h		A17h	—	A97h	—	B17h	—	B97h	—
818h	—	898h	—	918h	—	998h	_	A18h	—	A98h	—	B18h	—	B98h	
819h	—	899h	—	919h	—	999h		A19h	—	A99h	—	B19h	—	B99h	_
81Ah	—	89Ah	—	91Ah	—	99Ah	—	A1Ah	—	A9Ah	—	B1Ah	—	B9Ah	—
81Bh	—	89Bh	—	91Bh	—	99Bh	_	A1Bh	—	A9Bh	—	B1Bh	—	B9Bh	_
81Ch	—	89Ch	—	91Ch	—	99Ch	_	A1Ch	—	A9Ch	—	B1Ch	—	B9Ch	_
81Dh	—	89Dh	—	91Dh	—	99Dh	_	A1Dh	—	A9Dh	—	B1Dh	—	B9Dh	_
81Eh	—	89Eh	—	91Eh	—	99Eh	—	A1Eh	—	A9Eh	—	B1Eh	—	B9Eh	—
81Fh	—	89Fh	—	91Fh	—	99Fh	—	A1Fh	—	A9Fh	—	B1Fh	—	B9Fh	—
820h		8A0h		920h		9A0h		A20h		AA0h		B20h		BA0h	
	Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'		Unimplemented Read as '0'						
	Read as 0		Read as 0		Read as 0		Read as 0		Read as 0						
86Fh		8EFh		96Fh		9EFh		A6Fh		AEFh		B6Fh		BEFh	
870h		8F0h		970h		9F0h		A70h		AF0h		B70h		BF0h	•
	Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh		Accesses 70h – 7Fh						
075-	7011 - 7111		-	075-	7011 - 7111		7011-7111	A 7 5-	/011 = /111		-		-		7011-7111
87Fh		8FFh		97Fh		9FFh		A7Fh		AFFh		B7Fh		BFFh	

**Legend:** = Unimplemented data memory locations, read as '0'.

#### TABLE 3-6: PIC12(L)F1822/16(L)F1823 MEMORY MAP, BANKS 24-31

	BANK 24		BANK 25		BANK 26		BANK 27		BANK 28		BANK 29		BANK 30		BANK 31
C00h	INDF0	C80h	INDF0	D00h	INDF0	D80h	INDF0	E00h	INDF0	E80h	INDF0	F00h	INDF0	F80h	INDF0
C01h	INDF1	C81h	INDF1	D01h	INDF1	D81h	INDF1	E01h	INDF1	E81h	INDF1	F01h	INDF1	F81h	INDF1
C02h	PCL	C82h	PCL	D02h	PCL	D82h	PCL	E02h	PCL	E82h	PCL	F02h	PCL	F82h	PCL
C03h	STATUS	C83h	STATUS	D03h	STATUS	D83h	STATUS	E03h	STATUS	E83h	STATUS	F03h	STATUS	F83h	STATUS
C04h	FSR0L	C84h	FSR0L	D04h	FSR0L	D84h	FSR0L	E04h	FSR0L	E84h	FSR0L	F04h	FSR0L	F84h	FSR0L
C05h	FSR0H	C85h	FSR0H	D05h	FSR0H	D85h	FSR0H	E05h	FSR0H	E85h	FSR0H	F05h	FSR0H	F85h	FSR0H
C06h	FSR1L	C86h	FSR1L	D06h	FSR1L	D86h	FSR1L	E06h	FSR1L	E86h	FSR1L	F06h	FSR1L	F86h	FSR1L
C07h	FSR1H	C87h	FSR1H	D07h	FSR1H	D87h	FSR1H	E07h	FSR1H	E87h	FSR1H	F07h	FSR1H	F87h	FSR1H
C08h	BSR	C88h	BSR	D08h	BSR	D88h	BSR	E08h	BSR	E88h	BSR	F08h	BSR	F88h	BSR
C09h	WREG	C89h	WREG	D09h	WREG	D89h	WREG	E09h	WREG	E89h	WREG	F09h	WREG	F89h	WREG
C0Ah	PCLATH	C8Ah	PCLATH	D0Ah	PCLATH	D8Ah	PCLATH	E0Ah	PCLATH	E8Ah	PCLATH	F0Ah	PCLATH	F8Ah	PCLATH
C0Bh	INTCON	C8Bh	INTCON	D0Bh	INTCON	D8Bh	INTCON	E0Bh	INTCON	E8Bh	INTCON	F0Bh	INTCON	F8Bh	INTCON
C0Ch	_	C8Ch	-	D0Ch	_	D8Ch	_	E0Ch	_	E8Ch	_	F0Ch	—	F8Ch	
C0Dh	_	C8Dh	-	D0Dh	_	D8Dh	_	E0Dh	_	E8Dh	_	F0Dh	—	F8Dh	
C0Eh	_	C8Eh	_	D0Eh	_	D8Eh	_	E0Eh	—	E8Eh	_	F0Eh	—	F8Eh	
C0Fh	_	C8Fh	_	D0Fh		D8Fh	_	E0Fh	—	E8Fh	_	F0Fh	_	F8Fh	
C10h	_	C90h	—	D10h	_	D90h		E10h	—	E90h	_	F10h	_	F90h	
C11h	_	C91h	—	D11h	_	D91h		E11h	—	E91h	_	F11h	_	F91h	
C12h	_	C92h	_	D12h	_	D92h	_	E12h	_	E92h	_	F12h	_	F92h	
C13h	_	C93h	_	D13h	_	D93h	_	E13h	_	E93h	_	F13h	_	F93h	
C14h	_	C94h	_	D14h	_	D94h	_	E14h	—	E94h	—	F14h	—	F94h	
C15h	_	C95h	_	D15h	_	D95h	_	E15h	—	E95h	—	F15h	—	F95h	
C16h	_	C96h	—	D16h	_	D96h		E16h	—	E96h	_	F16h	_	F96h	
C17h	_	C97h	—	D17h	_	D97h		E17h	—	E97h	_	F17h	_	F97h	0. TH 0.76
C18h	_	C98h	—	D18h	_	D98h		E18h	—	E98h	_	F18h	_	F98h	See Table 3-7 for register mapping
C19h	_	C99h	_	D19h	_	D99h	_	E19h	_	E99h	_	F19h	_	F99h	details
C1Ah	_	C9Ah	_	D1Ah	_	D9Ah	_	E1Ah	_	E9Ah	_	F1Ah	_	F9Ah	
C1Bh	_	C9Bh	_	D1Bh	_	D9Bh	_	E1Bh	_	E9Bh	_	F1Bh	_	F9Bh	
C1Ch	_	C9Ch	_	D1Ch	_	D9Ch	_	E1Ch	_	E9Ch	_	F1Ch	_	F9Ch	
C1Dh	_	C9Dh	_	D1Dh	_	D9Dh	_	E1Dh	_	E9Dh	_	F1Dh	_	F9Dh	
C1Eh	_	C9Eh	_	D1Eh	_	D9Eh	_	E1Eh	_	E9Eh	_	F1Eh	_	F9Eh	
C1Fh	_	C9Fh	_	D1Fh	_	D9Fh	_	E1Fh	_	E9Fh	_	F1Fh	_	F9Fh	
C20h		CA0h		D20h		DA0h		E20h		EA0h		F20h		FA0h	
	Unimplemented Read as '0'														
C6Fh		CEFh		D6Fh		DEFh		E6Fh		EEFh		F6Fh		FEFh	
C70h		CF0h		D70h		DF0h		E70h		EF0h		F70h		FF0h	
	Accesses														
	70h – 7Fh														
CFFh		CFFh		D7Fh		DFFh		E7Fh		EFFh		F7Fh		FFFh	

Legend: = Unimplemented data memory locations, read as '0'.

### TABLE 3-7: PIC12(L)F1822/16(L)F1823 MEMORY MAP, BANK 31

	Bank 31	
FA0h		
	Unimplemented Read as '0'	
FE3h		
FE4h	STATUS_SHAD	
FE5h	WREG_SHAD	
FE6h	BSR_SHAD	
FE7h	PCLATH_SHAD	
FE8h	FSR0L_SHAD	
FE9h	FSR0H_SHAD	
FEAh	FSR1L_SHAD	
FEBh	FSR1H_SHAD	
FECh	—	
FEDh	STKPTR	
FEEh	TOSL	
FEFh	TOSH	
Legend:	= Unimplemented da read as '0'.	ta memory locations,

### 3.2.6 SPECIAL FUNCTION REGISTERS SUMMARY

The Special Function Register Summary for the device family are as follows:

Device	Bank(s)	Page No.
	0	27
	1	28
	2	29
	3	30
	4	31
PIC12(L)F1822 PIC16(L)F1823	5	32
11010(E)11023	6	33
	7	34
	8	35
	9-30	36
	31	37

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 0											
000h <sup>(1)</sup>	INDF0	Addressing the (not a physic)		es contents of	FSR0H/FSR0	L to address	data memory	/		XXXX XXXX	XXXX XXXX
001h <sup>(1)</sup>	INDF1	Addressing the (not a physic)		es contents of	FSR1H/FSR1	L to address	data memory	1		XXXX XXXX	XXXX XXXX
002h <sup>(1)</sup>	PCL	Program Cou	inter (PC) Lea	st Significant E	Byte					0000 0000	0000 0000
003h <sup>(1)</sup>	STATUS	_	_	—	TO	PD	Z	DC	С	1 1000	q quuu
004h <sup>(1)</sup>	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter					0000 0000	uuuu uuuu
005h <sup>(1)</sup>	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	nter					0000 0000	0000 0000
006h <sup>(1)</sup>	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
007h <sup>(1)</sup>	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	nter					0000 0000	0000 0000
008h <sup>(1)</sup>	BSR	_	_	—			BSR<4:0>			0 0000	0 0000
009h <sup>(1)</sup>	WREG	Working Reg	ister		•					0000 0000	uuuu uuuu
00Ah <sup>(1)</sup>	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	er			-000 0000	-000 0000
00Bh <sup>(1)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
00Ch	PORTA	_	_	RA5	RA4	RA3	RA2	RA1	RA0	xx xxxx	xx xxxx
00Dh	—	Unimplement	implemented								_
00Eh	PORTC <sup>(2)</sup>	_	_	RC5	RC4	RC3	RC2	RC1	RC0	xx xxxx	xx xxxx
00Fh	—	Unimplement	ted			•	•	•	•	_	_
010h	—	Unimplement	ted							_	_
011h	PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
012h	PIR2	OSFIF	C2IF <sup>(2)</sup>	C1IF	EEIF	BCL1IF	_	_	_	0000 0	0000 0
013h	—	Unimplement	ted							_	_
014h	—	Unimplement	ted							_	_
015h	TMR0	Timer0 Modu	le Register							xxxx xxxx	uuuu uuuu
016h	TMR1L	Holding Regi	ster for the Le	ast Significant	Byte of the 16	6-bit TMR1 Re	egister			xxxx xxxx	uuuu uuuu
017h	TMR1H	Holding Regi	ster for the Mo	st Significant I	Byte of the 16	-bit TMR1 Re	gister			xxxx xxxx	uuuu uuuu
018h	T1CON	TMR1CS1	TMR1CS0	T1CKP	S<1:0>	T1OSCEN	T1SYNC	_	TMR10N	0000 00-0	uuuu uu-u
019h	T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T <u>1GGO</u> / DONE	T1GVAL	T1GS	S<1:0>	0000 0x00	uuuu uxuu
01Ah	TMR2	Timer2 Modu	le Register							0000 0000	0000 0000
01Bh	PR2	Timer2 Perio	imer2 Period Register							1111 1111	1111 1111
01Ch	T2CON	_		T2OUTF	PS<3:0>		TMR2ON	T2CK	PS<1:0>	-000 0000	-000 0000
01Dh	_	Unimplement	ted							—	_
01Eh	CPSCON0	CPSON	CPSRM	—	—	CPSRN	G<1:0>	CPSOUT	TOXCS	00 0000	00 0000
01Fh	CPSCON1	_	_	_	_	CPSCH	<3:2> <sup>(2)</sup>	CPSC	H<1:0>	0000	0000

#### TABLE 3-8: SPECIAL FUNCTION REGISTER SUMMARY

 $\label{eq:legend: Legend: Legend: u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.$ 

1: These registers can be addressed from any bank.

2: PIC16(L)F1823 only.

Note

**3:** Unimplemented. Read as '1'.

4: PIC12(L)F1822 only.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 1		-									
080h <sup>(1)</sup>	INDF0	Addressing th (not a physical		es contents of	FSR0H/FSR0	L to address	data memory	/		XXXX XXXX	XXXX XXXX
081h <sup>(1)</sup>	INDF1	Addressing th (not a physical		es contents of	FSR1H/FSR1	L to address	data memory	/		XXXX XXXX	XXXX XXXX
082h <sup>(1)</sup>	PCL	Program Cou	inter (PC) Lea	st Significant E	3yte					0000 0000	0000 0000
083h <sup>(1)</sup>	STATUS	_	_	—	TO	PD	Z	DC	С	1 1000	q quuu
084h <sup>(1)</sup>	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter					0000 0000	uuuu uuuu
085h <sup>(1)</sup>	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	nter					0000 0000	0000 0000
086h <sup>(1)</sup>	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
087h <sup>(1)</sup>	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	nter					0000 0000	0000 0000
088h <sup>(1)</sup>	BSR	_	_	—			BSR<4:0>			0 0000	0 0000
089h <sup>(1)</sup>	WREG	Working Reg	ister		•					0000 0000	uuuu uuuu
08Ah <sup>(1)</sup>	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	r			-000 0000	-000 0000
08Bh <sup>(1)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
08Ch	TRISA	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	11 1111	11 1111
08Dh	_	Unimplement	ed			•	•		•	_	_
08Eh	TRISC <sup>(2)</sup>	_	_	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	11 1111	11 1111
08Fh	_	Unimplement	ed							_	_
090h	_	Unimplement	ed							_	_
091h	PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
092h	PIE2	OSFIE	C2IE <sup>(2)</sup>	C1IE	EEIE	BCL1IE	_	_		0000 0	0000 0
093h	_	Unimplement	ed							_	_
094h	—	Unimplement	ed							-	_
095h	OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>		1111 1111	1111 1111
096h	PCON	STKOVF	STKUNF	_	_	RMCLR	RI	POR	BOR	00 11qq	qq qquu
097h	WDTCON	_	_		V	/DTPS<4:0>			SWDTEN	01 0110	01 0110
098h	OSCTUNE	_	_			TUN<	5:0>			00 0000	00 0000
099h	OSCCON	SPLLEN		IRCF<	<3:0>		—	SCS	S<1:0>	0011 1-00	0011 1-00
09Ah	OSCSTAT	T1OSCR	PLLR	OSTS	HFIOFR	HFIOFL	MFIOFR	LFIOFR	HFIOFS	10q0 0q00	dddd ddod
09Bh	ADRESL	A/D Result R	egister Low	ister Low						xxxx xxxx	uuuu uuuu
09Ch	ADRESH	A/D Result R	-							xxxx xxxx	uuuu uuuu
09Dh	ADCON0	—	CHS<4:0> GO/DONE ADON						ADON	-000 0000	-000 0000
09Eh	ADCON1	ADFM	ADCS<2:0> — — ADPREF<1:0>						EF<1:0>	000000	000000
09Fh	—	Unimplement	ed							—	_

#### **TABLE 3-8:** SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

**Legend:** x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from any bank.

PIC16(L)F1823 only. 2:

3: Unimplemented. Read as '1'.

4: PIC12(L)F1822 only.

IABLE	<u>ა-ი: ა</u>	PECIAL F	UNCTION								
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 2											
100h <sup>(1)</sup>	INDF0	Addressing th (not a physical		es contents of	FSR0H/FSR0	L to address	data memory	/		XXXX XXXX	XXXX XXXX
101h <sup>(1)</sup>	INDF1	Addressing th (not a physical		es contents of	FSR1H/FSR1	L to address	data memory	/		XXXX XXXX	XXXX XXXX
102h <sup>(1)</sup>	PCL	Program Cou	inter (PC) Lea	st Significant E	lyte					0000 0000	0000 0000
103h <sup>(1)</sup>	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
104h <sup>(1)</sup>	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter	•		•	•	0000 0000	uuuu uuuu
105h <sup>(1)</sup>	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	nter					0000 0000	0000 0000
106h <sup>(1)</sup>	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
107h <sup>(1)</sup>	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	nter					0000 0000	0000 0000
108h <sup>(1)</sup>	BSR	_	_	_			BSR<4:0>			0 0000	0 0000
109h <sup>(1)</sup>	WREG	Working Reg	ister							0000 0000	uuuu uuuu
10Ah <sup>(1)</sup>	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	er			-000 0000	-000 0000
10Bh <sup>(1)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
10Ch	LATA	_	_	LATA5	LATA4		LATA2	LATA1	LATA0	xx -xxx	uu -uuu
10Dh	_	Unimplement	ed					1		_	
10Eh	LATC <sup>(2)</sup>	_	_	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	xx xxxx	uu uuuu
10Fh	_	Unimplement	ted	1		1		1		_	
110h	—	Unimplement	ed							_	_
111h	CM1CON0	C10N	C1OUT	C10E	C1POL		C1SP	C1HYS	C1SYNC	0000 -100	0000 -100
112h	CM1CON1	C1INTP	C1INTN	C1PCH	1<1:0>		_	C1NCH1 <sup>(2)</sup>	C1NCH0	00000	00000
113h	CM2CON0 <sup>(2)</sup>	C2ON	C2OUT	C2OE	C2POL	_	C2SP	C2HYS	C2SYNC	0000 -100	0000 -100
114h	CM2CON1(2)	C2INTP	C2INTN	C2PCH	1<1:0>		_	C2NC	H<1:0>	000000	000000
115h	CMOUT	_	_	_	_		_	MC2OUT <sup>(2)</sup>	MC1OUT	00	00
116h	BORCON	SBOREN	_	_	_		_	_	BORRDY	1 q	uu
117h	FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFV	/R<1:0>	ADFV	′R<1:0>	0q00 0000	0q00 0000
118h	DACCON0	DACEN	DACLPS	DACOE	_	DACPS	SS<1:0>	_	_	000- 00	000- 00
119h	DACCON1	_	—	—			DACR<4:0>			0 0000	0 0000
11Ah	SRCON0	SRLEN		SRCLK<2:0>		SRQEN	SRNQEN	SRPS	SRPR	0000 0000	0000 0000
11Bh	SRCON1	SRSPE	SRSCKE	SRSC2E <sup>(2)</sup>	SRSC1E	SRRPE	SRRCKE	SRRC2E	SRRC1E	0000 0000	0000 0000
11Ch	_	Unimplement	ed							_	_
11Dh	APFCON	RXDTSEL	SDOSEL	SSSEL		T1GSEL	TXCKSEL	P1BSEL <sup>(4)</sup>	CCP1SEL (4)	000- 0000	000- 0000
11Eh	—	Unimplement	ed							_	—
11Fh	_	Unimplement	ed							_	_
Logondu											

#### TABLE 3-8: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

**Legend:** x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

**Note 1:** These registers can be addressed from any bank.

2: PIC16(L)F1823 only.

**3:** Unimplemented. Read as '1'.

4: PIC12(L)F1822 only.

© 2010-2015 Microchip Technology Inc.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 3	-										
180h <sup>(1)</sup>	INDF0	Addressing th (not a physic		es contents of	FSR0H/FSR0	)L to address	data memory	/		XXXX XXXX	XXXX XXXX
181h <sup>(1)</sup>	INDF1	Addressing the (not a physic)		es contents of	FSR1H/FSR1	L to address	data memory	/		XXXX XXXX	XXXX XXXX
182h <sup>(1)</sup>	PCL	Program Cou	inter (PC) Lea	st Significant E	Byte					0000 0000	0000 0000
183h <sup>(1)</sup>	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
184h <sup>(1)</sup>	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter					0000 0000	uuuu uuuu
185h <sup>(1)</sup>	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	nter					0000 0000	0000 0000
186h <sup>(1)</sup>	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
187h <sup>(1)</sup>	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	nter					0000 0000	0000 0000
188h <sup>(1)</sup>	BSR	_	_	—			BSR<4:0>			0 0000	0 0000
189h <sup>(1)</sup>	WREG	Working Reg	ister							0000 0000	uuuu uuuu
18Ah <sup>(1)</sup>	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	er			-000 0000	-000 0000
18Bh <sup>(1)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
18Ch	ANSELA	_	_	_	ANSA4	—	ANSA2	ANSA1	ANSA0	1 -111	1 -111
18Dh	—	Unimplement	ted		•	•	•	•	•	_	_
18Eh	ANSELC <sup>(2)</sup>	_	_	—	_	ANSC3	ANSC2	ANSC1	ANSC0	1111	1111
18Fh	—	Unimplement	ted							_	_
190h	—	Unimplement	ted							—	_
191h	EEADRL	EEPROM / P	rogram Memo	ory Address Re	gister Low By	te				0000 0000	0000 0000
192h	EEADRH	_(3)	EEPROM / P	rogram Memo	ry Address Re	egister High B	yte			1000 0000	1000 0000
193h	EEDATL	EEPROM / P	rogram Memo	ory Read Data	Register Low	Byte				xxxx xxxx	uuuu uuuu
194h	EEDATH	_	_	EEPROM / Pr	rogram Memo	ry Read Data	Register Hig	gh Byte		xx xxxx	uu uuuu
195h	EECON1	EEPGD	CFGS	LWLO	FREE	WRERR	WREN	WR	RD	0000 x000	000p 0000
196h	EECON2	EEPROM co	ntrol register 2	2	•	•	•	•	•	0000 0000	0000 0000
197h	—	Unimplement	ted							_	_
198h	_	Unimplement	ted							_	_
199h	RCREG	USART Rece	eive Data Regi	ster						0000 0000	0000 0000
19Ah	TXREG	USART Trans	smit Data Reg	ister						0000 0000	0000 0000
19Bh	SPBRGL	Baud Rate G	enerator Data	Register Low						0000 0000	0000 0000
19Ch	SPBRGH	Baud Rate G	enerator Data	Register High						0000 0000	0000 0000
19Dh	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
19Eh	TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 0010
19Fh	BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	01-0 0-00	01-0 0-00

#### **TABLE 3-8:** SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

**Legend:** x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from any bank.

2: PIC16(L)F1823 only.

3: Unimplemented. Read as '1'.

4: PIC12(L)F1822 only.

DS40001413E-page 30

204h <sup>(1)</sup> FSR           205h <sup>(1)</sup> FSR           206h <sup>(1)</sup> FSR           207h <sup>(1)</sup> FSR           208h <sup>(1)</sup> BSR           209h <sup>(1)</sup> WR           200h         —           210h         —           210h         SSF           212h         SSF	DF1 ATUS ROL ROH R1L R1H R REG REG CON	(not a physica Addressing tr (not a physica Program Cou — Indirect Data Indirect Data Indirect Data	al register) his location us al register) Inter (PC) Lea Memory Addr Memory Addr Memory Addr Memory Addr Memory Addr ister	es contents of es contents of st Significant E ess 0 Low Poir ess 0 High Poi ess 1 Low Poir ess 1 High Poi or the upper 7 TMR0IE	FSR1H/FSR1 Byte TO nter nter nter nter	L to address			С	xxxx xxxx xxxx xxxx 0000 0000 1 1000 0000 0000 0000 0000 0000 0000 0000 0000 0 0000 0000 0000	xxxx xxxx xxxx xxxx 0000 0000 q quuu uuuu uuuu 0000 0000 uuuu uuuu 0000 0000 0 0000 uuuu uuuu						
201h <sup>(1)</sup> IND           202h <sup>(1)</sup> PCL           203h <sup>(1)</sup> STA           204h <sup>(1)</sup> FSF           205h <sup>(1)</sup> FSF           205h <sup>(1)</sup> FSF           205h <sup>(1)</sup> FSF           206h <sup>(1)</sup> FSF           206h <sup>(1)</sup> FSF           208h <sup>(1)</sup> BSF           209h <sup>(1)</sup> WR           209h <sup>(1)</sup> WR           209h <sup>(1)</sup> INT <sup>(1)</sup> 20Bh <sup>(1)</sup> INT <sup>(1)</sup> 20Ch         WPI           20Ch         WPI           20Dh         —           20Eh         WPI           20Fh         —           210h         —           211h         SSF	DF1 ATUS ROL ROH R1L R1H R REG REG CON	(not a physica Addressing th (not a physica Program Cou — Indirect Data Indirect Data Indirect Data Indirect Data Undirect Data Morking Regi	al register) his location us al register) Inter (PC) Lea Memory Addr Memory Addr	es contents of st Significant E ess 0 Low Poir ess 0 High Poi ess 1 Low Poir ess 1 High Poi  for the upper 7	FSR1H/FSR1 Byte TO nter nter nter nter	L to address	data memory	,	C	xxxx xxxx 0000 0000 1 1000 0000 0000 0000 0000 0000 0000 0000 0000 0 0000	xxxx xxxx 0000 0000 q quuu uuuu uuuu 0000 0000 uuuu uuuu 0000 0000 0 0000						
202h <sup>(1)</sup> PCL           203h <sup>(1)</sup> STA           204h <sup>(1)</sup> FSF           205h <sup>(1)</sup> FSF           206h <sup>(1)</sup> FSF           206h <sup>(1)</sup> FSF           206h <sup>(1)</sup> FSF           207h <sup>(1)</sup> FSF           208h <sup>(1)</sup> BSF           209h <sup>(1)</sup> WR           209h <sup>(1)</sup> WR           209h <sup>(1)</sup> INTO           200H <sup>(1)</sup> INTO           200H         —           210H         SSF           212h         SSF	ATUS ATUS ROL ROH R1L R1H R REG REG CON	(not a physica Program Cou Indirect Data Indirect Data Indirect Data Indirect Data Undirect Data Working Regi —	al register) Inter (PC) Lea Memory Addr Memory Addr Memory Addr Memory Addr Memory Addr ister Write Buffer f	st Significant E ess 0 Low Poir ess 0 High Poi ess 1 Low Poir ess 1 High Poi  for the upper 7	Byte TO nter nter nter	PD	Z		C	0000 0000 1 1000 0000 0000 0000 0000 0000 0000 0000 0000 0 0000	0000 0000 q quuu uuuu uuuu 0000 0000 uuuu uuuu 0000 0000 0 0000						
203h <sup>(1)</sup> STA           204h <sup>(1)</sup> FSF           205h <sup>(1)</sup> FSF           206h <sup>(1)</sup> FSF           206h <sup>(1)</sup> FSF           207h <sup>(1)</sup> FSF           208h <sup>(1)</sup> BSF           209h <sup>(1)</sup> WR           209h <sup>(1)</sup> WR           209h <sup>(1)</sup> INTO           200h         INTO           200h            210h            211h         SSF	ATUS ROL ROH R1L R1H R REG REG CON	Indirect Data Indirect Data Indirect Data Indirect Data Undirect Data 	— Memory Addr Memory Addr Memory Addr Memory Addr — ister Write Buffer f	ess 0 Low Poir ess 0 High Poi ess 1 Low Poir ess 1 High Poi ess 1 High Poi	TO Inter Inter Inter			DC	С	1 1000 0000 0000 0000 0000 0000 0000 0000 0000 0 0000	q quuu uuuu uuuu 0000 0000 uuuu uuuu 0000 0000 0 0000						
204h <sup>(1)</sup> FSR           205h <sup>(1)</sup> FSR           206h <sup>(1)</sup> FSR           207h <sup>(1)</sup> FSR           208h <sup>(1)</sup> BSR           208h <sup>(1)</sup> BSR           209h <sup>(1)</sup> WR           208h <sup>(1)</sup> PCL           208h <sup>(1)</sup> INTO           20Bh <sup>(1)</sup> INTO           20Ch         WPI           20Dh            20Eh         WPI           20Eh         WPI           20Fh            210h            210h            210h         SSF           212h         SSF	ROL ROH R1L R1H R REG LATH TCON	Indirect Data Indirect Data Indirect Data Working Regi	Memory Addr Memory Addr Memory Addr — ister Write Buffer f	ess 0 High Poi ess 1 Low Poir ess 1 High Poi — — Tor the upper 7	inter inter inter inter			DC	C	0000 0000 0000 0000 0000 0000 0000 0000 0 0000	uuuu uuuu 0000 0000 uuuu uuuu 0000 0000 0 0000						
205h <sup>(1)</sup> FSR           206h <sup>(1)</sup> FSR           207h <sup>(1)</sup> FSR           208h <sup>(1)</sup> BSR           208h <sup>(1)</sup> BSR           209h <sup>(1)</sup> WRI           208h <sup>(1)</sup> PCL           208h <sup>(1)</sup> INTG           20Bh <sup>(1)</sup> INTG           20Ch         WPI           20Dh         —           20Eh         WPI           20Fh         —           210h         —           211h         SSF	R0H R1L R1H REG LATH TCON	Indirect Data Indirect Data Indirect Data Working Regi	Memory Addr Memory Addr Memory Addr — ister Write Buffer f	ess 0 High Poi ess 1 Low Poir ess 1 High Poi — — Tor the upper 7	inter nter Inter		BSR<4:0>			0000 0000 0000 0000 0000 0000 0 0000	0000 0000 uuuu uuuu 0000 0000 0 0000						
206h <sup>(1)</sup> FSF           207h <sup>(1)</sup> FSF           208h <sup>(1)</sup> BSF           209h <sup>(1)</sup> WRI           209h <sup>(1)</sup> PCL           208h <sup>(1)</sup> PCL           208h <sup>(1)</sup> INTC           200h <sup>(1)</sup> INTC           200h         —           210h         —           211h         SSF           212h         SSF	R1L R1H R REG LATH FCON	Indirect Data Indirect Data — Working Regi —	Memory Addr Memory Addr — ister Write Buffer f	ess 1 Low Poir ess 1 High Poi — for the upper 7	nter inter		BSR<4:0>			0000 0000 0000 0000 0 0000	uuuu uuuu 0000 0000 0 0000						
207h <sup>(1)</sup> FSF           208h <sup>(1)</sup> BSF           209h <sup>(1)</sup> WR           20Ah <sup>(1)</sup> PCL           20Bh <sup>(1)</sup> INT0           20Ch         WP0           20Ch         WP0           20Ch         WP0           20Ch         WP0           20Ch         —           20Ch         —           20Ch         —           20Ch         —           20Ch         —           210h         —           211h         SSF           212h         SSF	R1H R REG ELATH FCON	Indirect Data — Working Regi	Memory Addr — ister Write Buffer f	ess 1 High Poi — or the upper 7	inter		BSR<4:0>			0000 0000	0000 0000						
208h <sup>(1)</sup> BSF           209h <sup>(1)</sup> WR           20Ah <sup>(1)</sup> PCL           20Bh <sup>(1)</sup> INTG           20Ch         WPG           20Ch         SSF           211h         SSF           212h         SSF	R REG LATH ICON	— Working Regi —	ister Write Buffer f	or the upper 7			BSR<4:0>			0 0000	0 0000						
209h <sup>(1)</sup> WR           20Ah <sup>(1)</sup> PCL           20Bh <sup>(1)</sup> INT           20Ch         WPI           20Dh         -           20Dh         -           20Eh         WPI           20Fh         -           210h         -           211h         SSF           212h         SSF	REG SLATH FCON	_	Write Buffer f		bits of the Pro	arom Courts	BSR<4:0>										
20Ah <sup>(1)</sup> PCL           20Bh <sup>(1)</sup> INTG           20Ch         WPI           20Dh         -           20Eh         WPI           20Eh         WPI           20Fh         -           210h         -           211h         SSF           212h         SSF	ELATH ICON	_	Write Buffer f		bits of the Pro	arom Courts											
20Bh <sup>(1)</sup> INTG           20Ch         WPI           20Dh         —           20Eh         WPI           20Fh         —           210h         —           211h         SSF           212h         SSF	TCON	— GIE —			bits of the Pro												
20Ch         WPI           20Dh         —           20Eh         WPI           20Fh         —           210h         —           211h         SSF           212h         SSF		GIE	PEIE	TMDOIE	Write Buffer for the upper 7 bits of the Program Counter												
20Dh — 20Eh WPI 20Fh — 210h — 211h SSF 212h SSF	PUA	_			INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u						
20Eh WPI 20Fh — 210h — 211h SSF 212h SSF				11 1111	11 1111												
20Fh — 210h — 211h SSF 212h SSF		Unimplement	ed							_	—						
210h — 211h SSF 212h SSF	PUC <sup>(2)</sup>	_	—	WPUC5	WPUC4	WPUC3	WPUC2	WPUC1	WPUC0	11 1111	11 1111						
211h SSF 212h SSF		Unimplement	ed	•	•					_	_						
212h SSF		Unimplement	ed							_	_						
	P1BUF	Synchronous	Serial Port Re	eceive Buffer/T	ransmit Regis	ter				xxxx xxxx	uuuu uuuu						
	P1ADD				ADD<	7:0>				0000 0000	0000 0000						
213h SSF	P1MSK				MSK<	7:0>				1111 1111	1111 1111						
214h SSF	P1STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000						
215h SSF	P1CON1	WCOL	SSPOV	SSPEN	CKP		SSPN	/<3:0>		0000 0000	0000 0000						
216h SSF	P1CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	0000 0000						
217h SSF	P1CON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	0000 0000	0000 0000						
218h —		Unimplement	ed	•	•					_	_						
219h —		Unimplement	ed							_	_						
21Ah —		Unimplement	ed							_	—						
21Bh —		Unimplement	nimplemented								—						
21Ch —		Unimplement	Inimplemented								—						
21Dh —		Unimplement	ed							_	—						
21Eh —		Unimplement	ed							_	—						
21Fh —		Unimplement	ed		_	_											

#### TABLE 3-8: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

**Legend:** x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

**Note 1:** These registers can be addressed from any bank.

2: PIC16(L)F1823 only.

**3:** Unimplemented. Read as '1'.

4: PIC12(L)F1822 only.

© 2010-2015 Microchip Technology Inc.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 5											
280h <sup>(1)</sup>	INDF0	Addressing th (not a physic		es contents of	FSR0H/FSR0	L to address	data memory	,		XXXX XXXX	XXXX XXXX
281h <sup>(1)</sup>	INDF1	Addressing th (not a physic		es contents of	FSR1H/FSR1	L to address	data memory	,		XXXX XXXX	XXXX XXXX
282h <sup>(1)</sup>	PCL	Program Cou	inter (PC) Lea	st Significant E	Byte					0000 0000	0000 0000
283h <sup>(1)</sup>	STATUS	_	—	—	TO	PD	Z	DC	С	1 1000	q quuu
284h <sup>(1)</sup>	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter					0000 0000	uuuu uuuu
285h <sup>(1)</sup>	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	inter					0000 0000	0000 0000
286h <sup>(1)</sup>	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
287h <sup>(1)</sup>	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	inter					0000 0000	0000 0000
288h <sup>(1)</sup>	BSR	—	—	—			BSR<4:0>			0 0000	0 0000
289h <sup>(1)</sup>	WREG	Working Reg	ister							0000 0000	uuuu uuuu
28Ah <sup>(1)</sup>	PCLATH	—	Write Buffer f	or the upper 7	bits of the Pro	gram Counte	er			-000 0000	-000 0000
28Bh <sup>(1)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
28Ch	_	Unimplement	ed		_	—					
28Dh	_	Unimplement	ed							_	_
28Eh	_	Unimplement	ed							_	_
28Fh	_	Unimplement	ed							_	_
290h	_	Unimplement	ed							_	_
291h	CCPR1L	Capture/Com	pare/PWM Re	egister 1 (LSB)						xxxx xxxx	uuuu uuuu
292h	CCPR1H	Capture/Com	pare/PWM Re	egister 1 (MSB	)					xxxx xxxx	uuuu uuuu
293h	CCP1CON	P1M	<1:0>	DC1B	<1:0>		CCP1I	M<3:0>		0000 0000	0000 0000
294h	PWM1CON	P1RSEN			F	P1DC<6:0>				0000 0000	0000 0000
295h	CCP1AS	CCP1ASE		CCP1AS<2:0>		PSS1A	C<1:0>	PSS1	3D<1:0>	0000 0000	0000 0000
296h	PSTR1CON	_	_	_	STR1SYNC	STR1D	STR1C	STR1B	STR1A	0 0001	0 0001
297h	_	Unimplement	ed						•	_	_
298h	_	Unimplement	ed							_	_
299h	_	Unimplement	implemented								_
29Ah	_	Unimplement	ed		_	—					
29Bh	_	Unimplement	ed		_	_					
29Ch	_	Unimplement	ed		_	_					
29Dh	_	Unimplement	ed		_	_					
29Eh	_	Unimplement	ed		_	_					
29Fh		Unimplement	od		1						

#### TABLE 3-8: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

 $\label{eq:legend: Legend: Legend: u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.$ 

**Note 1:** These registers can be addressed from any bank.

2: PIC16(L)F1823 only.

**3:** Unimplemented. Read as '1'.

4: PIC12(L)F1822 only.

DS40001413E-page 32

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 6											
300h <sup>(1)</sup>	INDF0	Addressing the (not a physic)		es contents of	FSR0H/FSR0	)L to address	data memory	,		xxxx xxxx	xxxx xxxx
301h <sup>(1)</sup>	INDF1	Addressing the (not a physic)		es contents of	FSR1H/FSR1	1L to address	data memory	,		XXXX XXXX	XXXX XXXX
302h <sup>(1)</sup>	PCL	Program Cou	inter (PC) Lea	st Significant E	Byte					0000 0000	0000 0000
303h <sup>(1)</sup>	STATUS	_	—	—	TO	PD	Z	DC	С	1 1000	q quuu
304h <sup>(1)</sup>	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poi	nter					0000 0000	uuuu uuuu
305h <sup>(1)</sup>	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	inter					0000 0000	0000 0000
306h <sup>(1)</sup>	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poi	nter					0000 0000	uuuu uuuu
307h <sup>(1)</sup>	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	inter					0000 0000	0000 0000
308h <sup>(1)</sup>	BSR	_	_	_			BSR<4:0>			0 0000	0 0000
309h <sup>(1)</sup>	WREG	Working Reg	ister	•	•					0000 0000	uuuu uuuu
30Ah <sup>(1)</sup>	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	er			-000 0000	-000 0000
30Bh <sup>(1)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
30Ch	_	Unimplement	ed	•	•				•	_	_
30Dh	_	Unimplement	ed							_	_
30Eh	_	Unimplement	ed							_	_
30Fh	_	Unimplement	ed							_	_
310h	_	Unimplement	ed							_	_
311h	_	Unimplement	ed							_	_
312h	_	Unimplement	ed							_	_
313h	_	Unimplement	ed							_	_
314h	_	Unimplement	ed							_	_
315h	_	Unimplement	ed							_	_
316h	_	Unimplement	ed							_	_
317h	_	Unimplement	ed							_	_
318h	_	Unimplement	ed							_	_
319h	_	Unimplement	ed							_	_
31Ah	_	Unimplement	ed								_
31Bh	_	Unimplement	ed							_	_
31Ch	_	Unimplement	ted								_
31Dh	—	Unimplement	ed								
31Eh	—	Unimplement	ed								
31Fh	_	Unimplement	ed								

#### TABLE 3-8 SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

**Legend:** x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from any bank.

PIC16(L)F1823 only. 2:

Unimplemented. Read as '1'. 3:

4: PIC12(L)F1822 only.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 7											
380h <sup>(1)</sup>	INDF0	Addressing th (not a physica		es contents of	FSR0H/FSR0	L to address	data memory	/		XXXX XXXX	XXXX XXXX
381h <sup>(1)</sup>	INDF1	Addressing th (not a physica		es contents of	FSR1H/FSR1	L to address	data memory	/		XXXX XXXX	XXXX XXXX
382h <sup>(1)</sup>	PCL	Program Cou	inter (PC) Lea	st Significant B	yte					0000 0000	0000 0000
383h <sup>(1)</sup>	STATUS	_	—	_	TO	PD	Z	DC	С	1 1000	q quuu
384h <sup>(1)</sup>	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter	•	•		•	0000 0000	uuuu uuuu
385h <sup>(1)</sup>	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	nter					0000 0000	0000 0000
386h <sup>(1)</sup>	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 0000	uuuu uuuu
387h <sup>(1)</sup>	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	nter					0000 0000	0000 0000
388h <sup>(1)</sup>	BSR	_	—	—			BSR<4:0>			0 0000	0 0000
389h <sup>(1)</sup>	WREG	Working Regi	ister							0000 0000	uuuu uuuu
38Ah <sup>(1)</sup>	PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	er			-000 0000	-000 0000
38Bh <sup>(1)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
38Ch	—	Unimplement	Unimplemented								_
38Dh	—	Unimplement	ed							_	_
38Eh	_	Unimplement	ed							_	_
38Fh	—	Unimplement	ed							_	_
390h	—	Unimplement	ed							_	_
391h	IOCAP	_	—	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0	00 0000	00 0000
392h	IOCAN		_	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0	00 0000	00 0000
393h	IOCAF		_	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0	00 0000	00 0000
394h	—	Unimplement	ed							—	_
395h	—	Unimplement	ed							—	_
396h	—	Unimplement	ed							—	_
397h	_	Unimplement	ed							_	_
398h	_	Unimplement	ed							_	_
399h	_	Unimplement	ed							_	_
39Ah	CLKRCON	CLKREN	CLKROE	CLKRSLR	CLKRD	C<1:0>		CLKRDIV<2:	)>	0011 0000	0011 0000
39Bh	—	Unimplement	ed							_	—
39Ch	MDCON	MDEN	MDOE	MDSLR	MDOPOL	MDOUT	_	—	MDBIT	00100	00100
39Dh	MDSRC	MDMSODIS	—	—	—		MDM	S<3:0>		x xxxx	u uuuu
39Eh	MDCARL	MDCLODIS	MDCLPOL	MDCLSYNC	_		MDC	L<3:0>		xxx- xxxx	uuu- uuuu
39Fh	MDCARH	MDCHODIS	MDCHPOL	MDCHSYNC	_		MDC	H<3:0>		xxx- xxxx	uuu- uuuu

#### **TABLE 3-8:** SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

**Legend:** x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from any bank.

PIC16(L)F1823 only. 2:

3: Unimplemented. Read as '1'.

4: PIC12(L)F1822 only.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 8											
400h <sup>(1)</sup>	INDF0	Addressing the (not a physic)		es contents of	FSR0H/FSR0	)L to address	data memory	,		XXXX XXXX	xxxx xxxx
401h <sup>(1)</sup>	INDF1	Addressing the (not a physic)		es contents of	FSR1H/FSR1	IL to address	data memory	,		XXXX XXXX	XXXX XXXX
402h <sup>(1)</sup>	PCL	Program Cou	inter (PC) Lea	st Significant E	Byte					0000 0000	0000 0000
403h <sup>(1)</sup>	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
404h <sup>(1)</sup>	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poi	nter	•	•			0000 0000	uuuu uuuu
405h <sup>(1)</sup>	FSR0H	Indirect Data	Memory Addr	ess 0 High Poi	inter					0000 0000	0000 0000
406h <sup>(1)</sup>	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poi	nter					0000 0000	uuuu uuuu
407h <sup>(1)</sup>	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	inter					0000 0000	0000 0000
408h <sup>(1)</sup>	BSR	_	_	_			BSR<4:0>			0 0000	0 0000
409h <sup>(1)</sup>	WREG	Working Reg	ister							0000 0000	uuuu uuuu
40Ah <sup>(1)</sup>	PCLATH	—	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	er			-000 0000	-000 0000
40Bh <sup>(1)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
40Ch	_	Unimplement	ed	•	•	•	•			_	_
40Dh	_	Unimplement	ed							_	_
40Eh	_	Unimplement	ed							_	_
40Fh	_	Unimplement	ed							_	_
410h	_	Unimplement	ed							_	_
411h	_	Unimplement	ed							_	_
412h	_	Unimplement	ed							_	_
413h	_	Unimplement	ed							_	_
414h	_	Unimplement	ed							_	_
415h	_	Unimplement	ed							_	_
416h	_	Unimplement	ed							_	_
417h	_	Unimplement	ed							—	—
418h	_	Unimplement	ed							_	_
419h	_	Unimplement	ed							_	_
41Ah	_	Unimplement	ed							_	_
41Bh	_	Unimplement	ed							—	_
41Ch	_	Unimplement	ed							—	_
41Dh	_	Unimplement	ed							_	_
41Eh	_	Unimplement	ed							_	_
41Fh	_	Unimplement	ed							_	_

#### TABLE 3-8 SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

**Legend:** x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from any bank.

2: PIC16(L)F1823 only.

Unimplemented. Read as '1'. 3:

4: PIC12(L)F1822 only.

IABLE	3-8: 3	PECIAL F	UNCTION	REGIST	ER SUMIN		JNTINUE	.D)					
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value o POR, BC	n	Value o oth Res	er
Banks	9-30												
x00h/ x80h <sup>(1)</sup>	INDF0	Addressing the (not a physic)		es contents of	FSR0H/FSR0	)L to address	data memory	,		xxxx xx	xx	xxxx	xxxx
x00h/ x81h <sup>(1)</sup>	INDF1	Addressing th (not a physic		es contents of	FSR1H/FSR1	L to address	data memory	,		XXXX XX	xx	xxxx	xxxx
x02h/ x82h <sup>(1)</sup>	PCL	Program Cou	inter (PC) Lea	st Significant E	3yte					0000 00	00	0000	0000
x03h/ x83h <sup>(1)</sup>	STATUS	—	_	_	TO	PD	Z	DC	С	1 10	00	d	quuu
x04h/ x84h <sup>(1)</sup>	FSR0L	Indirect Data	Memory Addr	ess 0 Low Poir	nter					0000 00	00	uuuu	uuuu
x05h/ x85h <b>(1)</b>	FSR0H	Indirect Data	rect Data Memory Address 0 High Pointer										0000
x06h/ x86h <sup>(1)</sup>	FSR1L	Indirect Data	Memory Addr	ess 1 Low Poir	nter					0000 00	00	uuuu	uuuu
x07h/ x87h <sup>(1)</sup>	FSR1H	Indirect Data	Memory Addr	ess 1 High Poi	nter					0000 00	00	0000	0000
x08h/ x88h <b>(1)</b>	BSR	—	_	_			BSR<4:0>			0 00	00	0	0000
x09h/ x89h <sup>(1)</sup>	WREG	Working Reg	ister							0000 00	00	uuuu	uuuu
x0Ah/ x8Ah <sup>(1)</sup>	PCLATH	—	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	er			-000 00	00	-000	0000
x0Bh/ x8Bh <b>(1)</b>	INTCON	GIE	GIE PEIE TMR0IE INTE IOCIE TMR0IF INTF IOCIF									0000	000u
x0Ch/ x8Ch	—	Unimplement	implemented									_	-
 x1Fh/ x9Fh													
I agand.		n 11 = unchang						-1					

#### SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED) TABLE 3-8

**Legend:** x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved.

Shaded locations are unimplemented, read as '0'. Note

1: These registers can be addressed from any bank.

2: PIC16(L)F1823 only.

3: Unimplemented. Read as '1'.

4: PIC12(L)F1822 only.

3-8: S	PECIAL F	UNCTION	REGIST	ER SUMI	MARY (CO	ONTINUE	=D)			
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 31										
INDF0	INDF0 Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register)								XXXX XXXX	xxxx xxxx
INDF1			es contents of	FSR1H/FSR1	IL to address	data memory	у		XXXX XXXX	XXXX XXXX
PCL	Program Cou	inter (PC) Lea	st Significant E	Byte					0000 0000	0000 0000
STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
FSR0L	Indirect Data	Memory Addr	ess 0 Low Poi	nter					0000 0000	uuuu uuuu
FSR0H	Indirect Data	Memory Addr	ess 0 High Po	inter					0000 0000	0000 0000
FSR1L	Indirect Data	Memory Addr	ess 1 Low Poi	nter					0000 0000	uuuu uuuu
FSR1H	Indirect Data	Memory Addr	ess 1 High Po	inter					0000 0000	0000 0000
BSR	_	_	_			BSR<4:0>			0 0000	0 0000
WREG	Working Reg	ister	•						0000 0000	uuuu uuuu
PCLATH	_	Write Buffer f	or the upper 7	bits of the Pro	ogram Counte	er			-000 0000	-000 0000
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
_	Unimplement	Unimplemented							—	—
				1	1					
STATUS_ SHAD	-	-	-	-	-	Z_SHAD	DC_SHAD	C_SHAD	xxx	uuu
WREG_ SHAD	Working Reg	Working Register Shadow					0000 0000	uuuu uuuu		
BSR_ SHAD	_	_	_	Bank Select	Register Sha	dow			x xxxx	u uuuu
PCLATH_ SHAD	-	Program Counter Latch High Register Shadow						-xxx xxxx	uuuu uuuu	
FSR0L_ SHAD	Indirect Data	Indirect Data Memory Address 0 Low Pointer Shadow						xxxx xxxx	uuuu uuuu	
FSR0H_ SHAD	Indirect Data Memory Address 0 High Pointer Shadow xxxx						XXXX XXXX	uuuu uuuu		
FSR1L_ SHAD	Indirect Data Memory Address 1 Low Pointer Shadow						XXXX XXXX	uuuu uuuu		
FSR1H_ SHAD	Indirect Data Memory Address 1 High Pointer Shadow							XXXX XXXX	uuuu uuuu	
_	Unimplement	ed							_	—
STKPTR	—	_		Current Stac	k pointer				1 1111	1 1111
TOSL	Top-of-Stack Low byte						xxxx xxxx	uuuu uuuu		
TOSH	— Top-of-Stack High byte						-xxx xxxx	-uuu uuuu		
	NameINDF0INDF1PCLSTATUSFSR0LFSR1LFSR1HBSRWREGPCLATHINTCONSTATUS_SHADPCLATH_SHADFSR0L_SHADFSR0L_SHADFSR0L_SHADFSR0L_SHADFSR0L_SHADFSR0L_SHADFSR1L_SHADFSR1L_SHADFSR1L_SHADFSR1L_SHADFSR1H_SHADSTKPTRTOSL	NameBit 7INDF0Addressing tf (not a physic)INDF1Addressing tf (not a physic)PCLProgram CouSTATUS—FSR0LIndirect DataFSR1HIndirect DataFSR1LIndirect DataFSR1HIndirect DataFSR1HIndirect DataFSR1Indirect DataFSR1Indirect DataFSR1Indirect DataFSR1Indirect DataFSR1Indirect DataFSR1Indirect DataSSR—WREGWorking RegPCLATH—SHAD—STATUS_—SHADSFSR0L_Indirect DataSHADIndirect DataFSR0L_Indirect DataSHAD	NameBit 7Bit 6INDF0Addressing this location us (not a physical register)INDF1Addressing this location us (not a physical register)PCLProgram Couter (PC) LeaSTATUS—STATUS—FSR0LIndirect Data Memory Addr FSR1HIndirect DataMemory AddrFSR1HIndirect Data Memory AddrFSR1AIndirect Data Memory AddrFSR1HIndirect Data Memory AddrSTATUS_—PCLATH—MREGWorking RegisterSTATUS_—STATUS_ <td>NameBit 7Bit 6Bit 5INDF0Addressing this location uses contents of (not a physical register)Addressing this location uses contents of (not a physical register)INDF1Addressing this location uses contents of (not a physical register)INDF1Addressing this location uses contents of (not a physical register)INDF1PCLProgram Counter (PC) Least Significant E Significant ESTATUS——FSR0LIndirect Data Memory Address 0 Low Poi FSR1HIndirect Data Memory Address 0 High Po BSRIndirect Data Memory Address 1 Low Poi FSR1HIndirect Data Memory Address 1 High Po BSR—BSR——PCLATH—Write Buffer for the upper 7 INTCONINTCONGIEPEIETMR0IEIndimplementerSTATUS_——STATUS_——MREG_Working Register ShadowSHADIndirect Data Memory Address 0 Low Poi SHADPCLATH_—Program Counter Latch Hig SHADPCLATH_—Program Counter Latch Hig SHADPSR0L_ SHADIndirect Data Memory Address 0 Low Poi SHADFSR0L_ SHADIndirect Data Memory Address 0 Low Poi SHADFSR0H_ SHADIndirect Data Memory Address 1 Low Poi SHADFSR1L_ SHADIndirect Data Memory Address 1 Low Poi SHADFSR1L_ SHADIndirect Data Memory Address 1 Low Poi SHADFSR1L_ SHADIndirect Data Memory Address 1 Low Poi SHADFSR1H_ SHAD<td< td=""><td>NameBit 7Bit 6Bit 5Bit 4INDF0Addressing this location uses contents of FSR0H/FSR0 (not a physical register)Inderessing this location uses contents of FSR0H/FSR0 (not a physical register)PCLProgram Courter (PC) Least Significant ByteSTATUS——PCLProgram Courter (PC) Least Significant ByteSTATUS——FSR0LIndirect Data Memory Address 0 Low PointerFSR0HIndirect Data Memory Address 1 Low PointerFSR1LIndirect Data Memory Address 1 Low PointerFSR1HIndirect Data Memory Address 1 High PointerBSR——PCLATH—WREGWorking RegisterPCLATH—UnimplementedINTESTATUS_—SHAD—WREG_Working Register ShadowSHAD—WREG_Working Register ShadowSHAD—PCLATH_—PCLATH_—SHAD—WREG_Indirect Data Memory Address 0 Low Pointer ShadowSHADIndirect Data Memory Address 0 Low Pointer ShadowSHADIndirect Data Memory Address 0 Low Pointer ShadowSHADIndirect Data Memory Address 1 High Pointer ShadowSHADIndirect Data Memory Address 1 Low Pointer ShadowSHADIndirect Data Mem</br></td><td>Name         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3           INDF0         Addressing this location uses contents of FSR0H/FSR0L to address (not a physical register)         INDF1         Addressing this location uses contents of FSR1H/FSR1L to address (not a physical register)           INDF1         Addressing this location uses contents of FSR1H/FSR1L to address (not a physical register)         TO         PD           PCL         Program Counter (PC) Least Significant Byte         TO         PD           FSR0L         Indirect Data Memory Address 0 Low Pointer         FSR01         Indirect Data Memory Address 1 Low Pointer           FSR1H         Indirect Data Memory Address 1 Low Pointer         FSR1H         Indirect Data Memory Address 1 High Pointer           BSR         —         —         —         —         —           WREG         Working Register         IOCIE         IOCIE         IOCIE           PCLATH         —         Write Buffer for the upper 7 bits of the Program Counter         IOCIE           MREG         Working Register Shadow         INTE         IOCIE           STATUS</td><td>Name         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2           INDF0         Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register)         INDF1         Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register)           PCL         Program Counter (PC) Least Significant Byte        </td><td>Name     Bit 7     Bit 6     Bit 5     Bit 4     Bit 3     Bit 2     Bit 1       INDF0     Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register)     Bit 1       INDF1     Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register)     FSR0H/FSR1L to address data memory (not a physical register)       PCL     Program Counter (PC) Least Significant Byte     T       STATUS     —     —     TO       PCL     Indirect Data Memory Address 0 Ligh Pointer     FSR0H       Indirect Data Memory Address 0 High Pointer     FSR0H     Indirect Data Memory Address 1 Low Pointer       FSR0H     Indirect Data Memory Address 1 Low Pointer     FSR1H     Indirect Data Memory Address 1 High Pointer       BSR     —     —     —     BSR&lt;4:0&gt;       WREG     Working Register     Working Register       PCLATH     —     —     —     Z_SHAD       DC     SHAD     INTE     IOCIE     TMR0IF       NTCON     GIE     PEIE     TMR0IE     INTE     IOCIE     TMR0IF       STATUS</br></br></br></td><td>Name         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           INDPO         Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register)         INDPO         Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register)         INDPO         Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register)         Indirect Data Memory Address 1 Significant Byte         Indirect Data Memory Address 0 Low Pointer           FSR0L         Indirect Data Memory Address 1 Low Pointer         Indirect Data Memory Address 1 Low Pointer         Indirect Data Memory Address 1 Low Pointer           FSR1L         Indirect Data Memory Address 1 High Pointer         BSR         Indirect Data Memory Address 1 High Pointer           BSR         —         —         —         BSR         Intre T         INTE           WREG         Working Register         Wite Buffer for the upper 7 bits of the Program Counter         INTE         INTE         INTE         INTE         INTE         INTE         IOCIE         TMR0IF         INTE         IOCIE         SHAD         C_SHAD           STATUS</br></br></br></td><td>Name         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0         Palue on POR, BOR           INDF0         Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register)         xxxx xxxx           INDF1         Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register)         xxxx xxxx           INDF1         Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register)         xxxx xxxx           PCL         Program Counter (PC) Least Significant Byte         0000 0000           STATUS         —         —         TO         PD         Z         DC         C        1 1000           FSR0L         Indirect Data Memory Address 0 Low Pointer         0000 0000           0000 0000           0000 0000<!--</td--></td></td<></td>	NameBit 7Bit 6Bit 5INDF0Addressing this location uses contents of (not a physical register)Addressing this location uses contents of (not a physical register)INDF1Addressing this location uses contents of (not a physical register)INDF1Addressing this location uses contents of (not a physical register)INDF1PCLProgram Counter (PC) Least Significant E Significant ESTATUS——FSR0LIndirect Data Memory Address 0 Low Poi FSR1HIndirect Data Memory Address 0 High Po BSRIndirect Data Memory Address 1 Low Poi FSR1HIndirect Data Memory Address 1 High Po BSR—BSR——PCLATH—Write Buffer for the upper 7 INTCONINTCONGIEPEIETMR0IEIndimplementerSTATUS_——STATUS_——MREG_Working Register ShadowSHADIndirect Data Memory Address 0 Low Poi SHADPCLATH_—Program Counter Latch Hig SHADPCLATH_—Program Counter Latch Hig SHADPSR0L_ SHADIndirect Data Memory Address 0 Low Poi SHADFSR0L_ SHADIndirect Data Memory Address 0 Low Poi SHADFSR0H_ SHADIndirect Data Memory Address 1 Low Poi SHADFSR1L_ SHADIndirect Data Memory Address 1 Low Poi SHADFSR1L_ SHADIndirect Data Memory Address 1 Low Poi SHADFSR1L_ SHADIndirect Data Memory Address 1 Low Poi SHADFSR1H_ SHAD <td< td=""><td>NameBit 7Bit 6Bit 5Bit 4INDF0Addressing this location uses contents of FSR0H/FSR0 (not a physical register)Inderessing this location uses contents of FSR0H/FSR0 (not a physical register)PCLProgram Courter (PC) Least Significant ByteSTATUS——PCLProgram Courter (PC) Least Significant ByteSTATUS——FSR0LIndirect Data Memory Address 0 Low PointerFSR0HIndirect Data Memory Address 1 Low PointerFSR1LIndirect Data Memory Address 1 Low PointerFSR1HIndirect Data Memory Address 1 High PointerBSR——PCLATH—WREGWorking RegisterPCLATH—UnimplementedINTESTATUS_—SHAD—WREG_Working Register ShadowSHAD—WREG_Working Register ShadowSHAD—PCLATH_—PCLATH_—SHAD—WREG_Indirect Data Memory Address 0 Low Pointer ShadowSHADIndirect Data Memory Address 0 Low Pointer ShadowSHADIndirect Data Memory Address 0 Low Pointer ShadowSHADIndirect Data Memory Address 1 High Pointer ShadowSHADIndirect Data Memory Address 1 Low Pointer ShadowSHADIndirect Data Mem</br></td><td>Name         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3           INDF0         Addressing this location uses contents of FSR0H/FSR0L to address (not a physical register)         INDF1         Addressing this location uses contents of FSR1H/FSR1L to address (not a physical register)           INDF1         Addressing this location uses contents of FSR1H/FSR1L to address (not a physical register)         TO         PD           PCL         Program Counter (PC) Least Significant Byte         TO         PD           FSR0L         Indirect Data Memory Address 0 Low Pointer         FSR01         Indirect Data Memory Address 1 Low Pointer           FSR1H         Indirect Data Memory Address 1 Low Pointer         FSR1H         Indirect Data Memory Address 1 High Pointer           BSR         —         —         —         —         —           WREG         Working Register         IOCIE         IOCIE         IOCIE           PCLATH         —         Write Buffer for the upper 7 bits of the Program Counter         IOCIE           MREG         Working Register Shadow         INTE         IOCIE           STATUS</td><td>Name         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2           INDF0         Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register)         INDF1         Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register)           PCL         Program Counter (PC) Least Significant Byte        </td><td>Name     Bit 7     Bit 6     Bit 5     Bit 4     Bit 3     Bit 2     Bit 1       INDF0     Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register)     Bit 1       INDF1     Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register)     FSR0H/FSR1L to address data memory (not a physical register)       PCL     Program Counter (PC) Least Significant Byte     T       STATUS     —     —     TO       PCL     Indirect Data Memory Address 0 Ligh Pointer     FSR0H       Indirect Data Memory Address 0 High Pointer     FSR0H     Indirect Data Memory Address 1 Low Pointer       FSR0H     Indirect Data Memory Address 1 Low Pointer     FSR1H     Indirect Data Memory Address 1 High Pointer       BSR     —     —     —     BSR&lt;4:0&gt;       WREG     Working Register     Working Register       PCLATH     —     —     —     Z_SHAD       DC     SHAD     INTE     IOCIE     TMR0IF       NTCON     GIE     PEIE     TMR0IE     INTE     IOCIE     TMR0IF       STATUS</br></br></br></td><td>Name         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           INDPO         Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register)         INDPO         Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register)         INDPO         Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register)         Indirect Data Memory Address 1 Significant Byte         Indirect Data Memory Address 0 Low Pointer           FSR0L         Indirect Data Memory Address 1 Low Pointer         Indirect Data Memory Address 1 Low Pointer         Indirect Data Memory Address 1 Low Pointer           FSR1L         Indirect Data Memory Address 1 High Pointer         BSR         Indirect Data Memory Address 1 High Pointer           BSR         —         —         —         BSR         Intre T         INTE           WREG         Working Register         Wite Buffer for the upper 7 bits of the Program Counter         INTE         INTE         INTE         INTE         INTE         INTE         IOCIE         TMR0IF         INTE         IOCIE         SHAD         C_SHAD           STATUS</br></br></br></td><td>Name         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0         Palue on POR, BOR           INDF0         Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register)         xxxx xxxx           INDF1         Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register)         xxxx xxxx           INDF1         Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register)         xxxx xxxx           PCL         Program Counter (PC) Least Significant Byte         0000 0000           STATUS         —         —         TO         PD         Z         DC         C        1 1000           FSR0L         Indirect Data Memory Address 0 Low Pointer         0000 0000           0000 0000           0000 0000<!--</td--></td></td<>	NameBit 7Bit 6Bit 5Bit 4INDF0Addressing this location uses contents of FSR0H/FSR0 (not a physical register)Inderessing this location uses contents of FSR0H/FSR0 	Name         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3           INDF0         Addressing this location uses contents of FSR0H/FSR0L to address (not a physical register)         INDF1         Addressing this location uses contents of FSR1H/FSR1L to address (not a physical register)           INDF1         Addressing this location uses contents of FSR1H/FSR1L to address (not a physical register)         TO         PD           PCL         Program Counter (PC) Least Significant Byte         TO         PD           FSR0L         Indirect Data Memory Address 0 Low Pointer         FSR01         Indirect Data Memory Address 1 Low Pointer           FSR1H         Indirect Data Memory Address 1 Low Pointer         FSR1H         Indirect Data Memory Address 1 High Pointer           BSR         —         —         —         —         —           WREG         Working Register         IOCIE         IOCIE         IOCIE           PCLATH         —         Write Buffer for the upper 7 bits of the Program Counter         IOCIE           MREG         Working Register Shadow         INTE         IOCIE           STATUS	Name         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2           INDF0         Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register)         INDF1         Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register)           PCL         Program Counter (PC) Least Significant Byte	Name     Bit 7     Bit 6     Bit 5     Bit 4     Bit 3     Bit 2     Bit 1       INDF0     Addressing this location uses contents of FSR0H/FSR0L to address data memory 	Name         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           INDPO         Addressing this location uses contents of FSR0H/FSR0L to address data memory 	Name         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0         Palue on POR, BOR           INDF0         Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register)         xxxx xxxx           INDF1         Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register)         xxxx xxxx           INDF1         Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register)         xxxx xxxx           PCL         Program Counter (PC) Least Significant Byte         0000 0000           STATUS         —         —         TO         PD         Z         DC         C        1 1000           FSR0L         Indirect Data Memory Address 0 Low Pointer         0000 0000           0000 0000           0000 0000 </td

#### SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED) TABLE 3-8

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, r = reserved. Shaded locations are unimplemented, read as '0'. Legend:

These registers can be addressed from any bank.

1:

Note

2: PIC16(L)F1823 only.

Unimplemented. Read as '1'. 3:


PIC12(L)F1822 only. 4:

© 2010-2015 Microchip Technology Inc.

## 3.3 PCL and PCLATH

The Program Counter (PC) is 15 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<14:8>) is not directly readable or writable and comes from PCLATH. On any Reset, the PC is cleared. Figure 3-3 shows the five situations for the loading of the PC.

FIGURE 3-3: LOADING OF PC IN DIFFERENT SITUATIONS



### 3.3.1 MODIFYING PCL

Executing any instruction with the PCL register as the destination simultaneously causes the Program Counter PC<14:8> bits (PCH) to be replaced by the contents of the PCLATH register. This allows the entire contents of the program counter to be changed by writing the desired upper seven bits to the PCLATH register. When the lower eight bits are written to the PCL register, all 15 bits of the program counter will change to the values contained in the PCLATH register.

### 3.3.2 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When performing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to the Application Note AN556, *"Implementing a Table Read"* (DS00556).

## 3.3.3 COMPUTED FUNCTION CALLS

A computed function CALL allows programs to maintain tables of functions and provide another way to execute state machines or look-up tables. When performing a table read using a computed function CALL, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block).

If using the CALL instruction, the PCH<2:0> and PCL registers are loaded with the operand of the CALL instruction. PCH<6:3> is loaded with PCLATH<6:3>.

The CALLW instruction enables computed calls by combining PCLATH and W to form the destination address. A computed CALLW is accomplished by loading the W register with the desired address and executing CALLW. The PCL register is loaded with the value of W and PCH is loaded with PCLATH.

### 3.3.4 BRANCHING

The branching instructions add an offset to the PC. This allows relocatable code and code that crosses page boundaries. There are two forms of branching, BRW and BRA. The PC will have incremented to fetch the next instruction in both cases. When using either branching instruction, a PCL memory boundary may be crossed.

If using BRW, load the W register with the desired unsigned address and execute BRW. The entire PC will be loaded with the address PC + 1 + W.

If using BRA, the entire PC will be loaded with PC + 1 +, the signed value of the operand of the BRA instruction.

## 3.4 Stack

All devices have a 16-level x 15-bit wide hardware stack (refer to Figures 3-4 through 3-7). The stack space is not part of either program or data space. The PC is PUSHed onto the stack when CALL or CALLW instructions are executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer if the STVREN bit is programmed to '0' (Configuration Word 2). This means that after the stack has been PUSHed sixteen times, the seventeenth PUSH overwrites the value that was stored from the first PUSH. The eighteenth PUSH overwrites the second PUSH (and so on). The STKOVF and STKUNF flag bits will be set on an Overflow/Underflow, regardless of whether the Reset is enabled.

Note 1: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, CALLW, RETURN, RETLW and RETFIE instructions or the vectoring to an interrupt address.

## 3.4.1 ACCESSING THE STACK

The stack is available through the TOSH, TOSL and STKPTR registers. STKPTR is the current value of the Stack Pointer. TOSH:TOSL register pair points to the TOP of the stack. Both registers are read/writable. TOS is split into TOSH and TOSL due to the 15-bit size of the PC. To access the stack, adjust the value of STKPTR, which will position TOSH:TOSL, then read/write to TOSH:TOSL. STKPTR is five bits to allow detection of overflow and underflow.

Note:	Care should be taken when modifying the
	STKPTR while interrupts are enabled.


During normal program operation, CALL, CALLW and Interrupts will increment STKPTR while RETLW, RETURN, and RETFIE will decrement STKPTR. At any time STKPTR can be inspected to see how much stack is left. The STKPTR always points at the currently used place on the stack. Therefore, a CALL or CALLW will increment the STKPTR and then write the PC, and a return will unload the PC and then decrement STKPTR.

Reference Figure 3-4 through Figure 3-7 for examples of accessing the stack.

## FIGURE 3-4: ACCESSING THE STACK EXAMPLE 1

TOSH:TOSL 0x0F	STKPTR = 0x1F Stack Reset Disabled (STVREN = 0)
0x0D	
0x0C	
0x0B	
0x0A	
0x09	Initial Stack Configuration:
0x08	After Reset, the stack is empty. The empty stack is initialized so the Stack
0x07	Pointer is pointing at 0x1F. If the Stack Overflow/Underflow Reset is enabled, the
0x06	TOSH/TOSL registers will return '0'. If the Stack Overflow/Underflow Reset is
0x05	disabled, the TOSH/TOSL registers will return the contents of stack address 0x0F.
0x04	
0x03	
0x02	
0x01	
0x00	
TOSH:TOSL 0x1F	0x0000 STKPTR = 0x1F Stack Reset Enabled (STVREN = 1)
N	$\lor$


## FIGURE 3-5: ACCESSING THE STACK EXAMPLE 2



0x02

0x01 0x00 Return Address Return Address

**Return Address** 



## 3.4.2 OVERFLOW/UNDERFLOW RESET

If the STVREN bit in Configuration Word 2 is programmed to '1', the device will be reset if the stack is PUSHed beyond the sixteenth level or POPed beyond the first level, setting the appropriate bits (STKOVF or STKUNF, respectively) in the PCON register.


### 3.5 Indirect Addressing

The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the File Select Registers (FSR). If the FSRn address specifies one of the two INDFn registers, the read will return '0' and the write will not occur (though Status bits may be affected). The FSRn register value is created by the pair FSRnH and FSRnL.

The FSR registers form a 16-bit address that allows an addressing space with 65536 locations. These locations are divided into three memory regions:

- · Traditional Data Memory
- Linear Data Memory
- Program Flash Memory


## FIGURE 3-8: INDIRECT ADDRESSING



### 3.5.1 TRADITIONAL DATA MEMORY

The traditional data memory is a region from FSR address 0x000 to FSR address 0xFFF. The addresses correspond to the absolute addresses of all SFR, GPR and common registers.






## 3.5.2 LINEAR DATA MEMORY

The linear data memory is the region from FSR address 0x2000 to FSR address 0x29AF. This region is a virtual region that points back to the 80-byte blocks of GPR memory in all the banks.

Unimplemented memory reads as 0x00. Use of the linear data memory region allows buffers to be larger than 80 bytes because incrementing the FSR beyond one bank will go directly to the GPR memory of the next bank.

The 16 bytes of common memory are not included in the linear data memory region.


FIGURE 3-10: LINEAR DATA MEMORY MAP



## 3.5.3 PROGRAM FLASH MEMORY

To make constant data access easier, the entire program Flash memory is mapped to the upper half of the FSR address space. When the MSB of FSRnH is set, the lower 15 bits are the address in program memory which will be accessed through INDF. Only the lower eight bits of each memory location is accessible via INDF. Writing to the program Flash memory cannot be accomplished via the FSR/INDF interface. All instructions that access program Flash memory via the FSR/INDF interface will require one additional instruction cycle to complete.

FIGURE 3-11: PROGRAM FLASH MEMORY MAP



## 4.0 DEVICE CONFIGURATION

Device Configuration consists of Configuration Word 1 and Configuration Word 2, Code Protection and Device ID.

## 4.1 Configuration Words

There are several Configuration Word bits that allow different oscillator and memory protection options. These are implemented as Configuration Word 1 at 8007h and Configuration Word 2 register at 8008h.

Note:	The DEBUG bit in Configuration Word 2 is
	managed automatically by device
	development tools including debuggers
	and programmers. For normal device
	operation, this bit should be maintained as
	a '1'.

#### **REGISTER 4-1: CONFIGURATION WORD 1**

		FCMEN	IESO	CLKOUTEN	BORE	N<1.0>	
				OLIGOTEIN	BORL	N~1.0/	CPD
		bit 13					bit 8
R/P-1/1	R/P-1/1	R/P-1/1	R/P-1/1	R/P-1/1	R/P-1/1	R/P-1/1	R/P-1/1
CP	MCLRE	PWRTE	WD	ΓE<1:0>		FOSC<2:0>	
bit 7		•					bit
Legend:							
R = Readable bit		P = Programm	able bit	U = Unimpleme	nted bit, read a	ıs '1'	
'0' = Bit is cleared		'1' = Bit is set		-n = Value wher	n blank or after	Bulk Erase	
bit 13	FCMEN: Fail-Sa	fe Clock Monitor	Enable bit				
		ock Monitor is ena ock Monitor is disa					
	1 = Internal/Exte	xternal Switchove rnal Switchover n rnal Switchover n	node is enable				
bit 11	CLKOUTEN: Clo	ock Out Enable bi	it				
	If FOSC configuration bits are set to LP. XT. HS modes: This bit is ignored, CLKOUT function is disabled. Oscillator function on the CLKOUT pin All other FOSC modes:						
		JT function is disa JT function is ena		tion on the CLKOL _KOUT pin	JT pin		
		Brown-out Reset E	Enable bits <sup>(1)</sup>				
	<ul><li>11 = BOR enabled</li><li>10 = BOR enabled during operation and disabled in Sleep</li></ul>						
		olled by SBOREN					
	CPD: Data Code		is disabled				
	<ul> <li>1 = Data memory code protection is disabled</li> <li>0 = Data memory code protection is enabled</li> </ul>						
	CP: Code Protec						
	1 = Program memory code protection is disabled 0 = Program memory code protection is enabled						
	•	VPP Pin Function		1			
	If LVP bit = $1$ :						
	This bit is ig	nored.					
	<u>lf LVP bit = 0</u> : 1 = MCLR/V	PP pin function is	MCLR; Weak p	ull-up enabled.			
				ICLR internally disa	abled; Weak pu	II-up under contro	ol of the WPU
bit 5		up Timer Enable	bit <sup>(1)</sup>				
	1 = PWRT disa						
	0 = PWRT enat WDTE<1:0>: Wa	oled atchdog Timer En	able bit				
	11 = WDT enab	-					
		led while running		•			
	01 = WDT contr 00 = WDT disab		IEN bit in the	WDTCON registe	r		

3: The entire program memory will be erased when the code protection is turned off.

#### **REGISTER 4-1: CONFIGURATION WORD 1 (CONTINUED)**

bit 2-0

FOSC<2:0>: Oscillator Selection bits

- 111 = ECH: External Clock, High-Power mode (4-32 MHz): device clock supplied to CLKIN pin
- 110 = ECM: External Clock, Medium-Power mode (0.5-4 MHz): device clock supplied to CLKIN pin
  - 101 = ECL: External Clock, Low-Power mode (0-0.5 MHz): device clock supplied to CLKIN pin
  - 100 = INTOSC oscillator: I/O function on CLKIN pin
  - 011 = EXTRC oscillator: External RC circuit connected to CLKIN pin
  - 010 = HS oscillator: High-speed crystal/resonator connected between OSC1 and OSC2 pins
  - 001 = XT oscillator: Crystal/resonator connected between OSC1 and OSC2 pins
  - 000 = LP oscillator: Low-power crystal connected between OSC1 and OSC2 pins
- **Note 1:** Enabling Brown-out Reset does not automatically enable Power-up Timer.
  - 2: The entire data EEPROM will be erased when the code protection is turned off during an erase.
  - 3: The entire program memory will be erased when the code protection is turned off.

#### **REGISTER 4-2: CONFIGURATION WORD 2**

		R/P-1/1	R/P-1/1	U-1	R/P-1/1	R/P-1/1	R/P-1/1	
		LVP <sup>(1)</sup>	DEBUG <sup>(2)</sup>	—	BORV	STVREN	PLLEN	
		bit 13						
	11.4	11.4	<b>D</b> 4			D/D 4/4		
U-1	U-1	U-1	R-1 Reserved	U-1	U-1	R/P-1/1	R/P-1/1 <1:0>	
bit 7	—	_	Reserved	—		WRI	<1.0> bit (	
DIL 7							DIL	
Legend:								
R = Readable bit		P = Programm	able bit	U = Unimplem	ented bit, read a	as '1'		
'0' = Bit is cleared		'1' = Bit is set			en blank or after			
bit 13	LVP: Low-Voltage 1 = Low-voltage 0 = High-voltage	programming en	abled	gramming				
bit 12	<b>DEBUG</b> : In-Circuit Debugger Mode bit <sup>(2)</sup> 1 = In-Circuit Debugger disabled, ICSPCLK and ICSPDAT are general purpose I/O pins 0 = In-Circuit Debugger enabled, ICSPCLK and ICSPDAT are dedicated to the debugger							
bit 11	Unimplemented: Read as '1'							
bit 10	BORV: Brown-out Reset Voltage Selection bit <sup>(3)</sup> 1 = Brown-out Reset voltage (Vbor), low trip point selected 0 = Brown-out Reset voltage (Vbor), high trip point selected							
bit 9	STVREN: Stack Overflow/Underflow Reset Enable bit 1 = Stack Overflow or Underflow will cause a Reset 0 = Stack Overflow or Underflow will not cause a Reset							
bit 8	PLLEN: PLL Enable bit 1 = 4xPLL enabled 0 = 4xPLL disabled							
bit 7-5	Unimplemented	Read as '1'						
bit 4	Reserved: This lo	ocation should b	e programmed	to a '1'.				
bit 3-2	Unimplemented	: Read as '1'						
bit 1-0	WRT<1:0>: Flash Memory Self-Write Protection bits 11 = Write protection off 10 = 000h to 1FFh write-protected, 200h to 7FFh may be modified by EECON control 01 = 000h to 3FFh write-protected, 400h to 7FFh may be modified by EECON control 00 = 000h to 7FFh write-protected, no addresses may be modified by EECON control							
2: The D	VP bit cannot be p EBUG bit in Config	juration Word is i	managed autom	atically by device	e development to	ols including deb	uggers and	

programmers. For normal device operation, this bit should be maintained as a '1'.3: See Vbor parameter for specific trip point voltages.

## 4.2 Code Protection

Code protection allows the device to be protected from unauthorized access. Program memory protection and data EEPROM protection are controlled independently. Internal access to the program memory and data EEPROM are unaffected by any code protection setting.

#### 4.2.1 PROGRAM MEMORY PROTECTION

The entire program memory space is protected from external reads and writes by the  $\overline{CP}$  bit in Configuration Word 1. When  $\overline{CP} = 0$ , external reads and writes of program memory are inhibited and a read will return all '0's. The CPU can continue to read program memory, regardless of the protection bit settings. Writing the program memory is dependent upon the write protection setting. See Section 4.3 "Write Protection" for more information.

## 4.2.2 DATA EEPROM PROTECTION

The entire data EEPROM is protected from external reads and writes by the CPD bit. When CPD = 0, external reads and writes of data EEPROM are inhibited. The CPU can continue to read and write data EEPROM regardless of the protection bit settings.

## 4.3 Write Protection

Write protection allows the device to be protected from unintended self-writes. Applications, such as bootloader software, can be protected while allowing other regions of the program memory to be modified.

The WRT<1:0> bits in Configuration Word 2 define the size of the program memory block that is protected.

## 4.4 User ID

Four memory locations (8000h-8003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are readable and writable during normal execution. See Section 11.5 "User ID, Device ID and Configuration Word Access" for more information on accessing these memory locations. For more information on checksum calculation, see the "*PIC16F/LF1826/27/PIC12F/LF1822 Memory Programming Specification*" (DS41390).

## 4.5 Device ID and Revision ID

The memory location 8006h is where the Device ID and Revision ID are stored. The upper nine bits hold the Device ID. The lower five bits hold the Revision ID. See Section 11.5 "User ID, Device ID and Configuration Word Access" for more information on accessing these memory locations.

Development tools, such as device programmers and debuggers, may be used to read the Device ID and Revision ID.

## **REGISTER 4-3:** DEVICEID: DEVICE ID REGISTER<sup>(1)</sup>

		R	R	R	R	R	R
		DEV8	DEV7	DEV6	DEV5	DEV4	DEV3
		bit 13					bit 8
R	R	R	R	R	R	R	R
DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0
bit 7							bit 0
Legend:							
R = Readable	bit	'0' = Bit is cleare	ed	'1' = Bit is set			
bit 13-5 <b>DEV&lt;8:0&gt;:</b> Device ID bits 100111000 = PIC12F1822 100111001 = PIC16F1823 101000000 = PIC12LF1822 101000001 = PIC16LF1823							
bit 4-0	bit 4-0 <b>REV&lt;4:0&gt;:</b> Revision ID bits						
	These bits are	used to identify th	e revision.				

Note 1: This location cannot be written.

## 5.0 OSCILLATOR MODULE (WITH FAIL-SAFE CLOCK MONITOR)

## 5.1 Overview

The oscillator module has a wide variety of clock sources and selection features that allow it to be used in a wide range of applications while maximizing performance and minimizing power consumption. Figure 5-1 illustrates a block diagram of the oscillator module.

Clock sources can be supplied from external oscillators, quartz crystal resonators, ceramic resonators and Resistor-Capacitor (RC) circuits. In addition, the system clock source can be supplied from one of two internal oscillators and PLL circuits, with a choice of speeds selectable via software. Additional clock features include:

- Selectable system clock source between external or internal sources via software.
- Two-Speed Start-up mode, which minimizes latency between external oscillator start-up and code execution.
- Fail-Safe Clock Monitor (FSCM) designed to detect a failure of the external clock source (LP, XT, HS, EC or RC modes) and switch automatically to the internal oscillator.
- Oscillator Start-up Timer (OST) ensures stability of crystal oscillator sources


The oscillator module can be configured in one of eight clock modes.

- 1. ECL External Clock Low-Power mode (0 MHz to 0.5 MHz)
- 2. ECM External Clock Medium-Power mode (0.5 MHz to 4 MHz)
- 3. ECH External Clock High-Power mode (4 MHz to 32 MHz)
- 4. LP 32 kHz Low-Power Crystal mode.
- 5. XT Medium Gain Crystal or Ceramic Resonator Oscillator mode (up to 4 MHz)
- 6. HS High Gain Crystal or Ceramic Resonator mode (4 MHz to 20 MHz)
- 7. RC External Resistor-Capacitor (RC).
- 8. INTOSC Internal oscillator (31 kHz to 32 MHz).

Clock Source modes are selected by the FOSC<2:0> bits in the Configuration Word 1. The FOSC bits determine the type of oscillator that will be used when the device is first powered.

The EC clock mode relies on an external logic level signal as the device clock source. The LP, XT and HS clock modes require an external crystal or resonator to be connected to the device. Each mode is optimized for a different frequency range. The RC clock mode requires an external resistor and capacitor to set the oscillator frequency.

The INTOSC internal oscillator block produces low, medium, and high frequency clock sources, designated LFINTOSC, MFINTOSC and HFINTOSC. (see Internal Oscillator Block, Figure 5-1). A wide selection of device clock frequencies may be derived from these three clock sources.



## FIGURE 5-1: SIMPLIFIED PIC<sup>®</sup> MCU CLOCK SOURCE BLOCK DIAGRAM

## 5.2 Clock Source Types

Clock sources can be classified as external or internal.

External clock sources rely on external circuitry for the clock source to function. Examples are: oscillator modules (EC mode), quartz crystal resonators or ceramic resonators (LP, XT and HS modes) and Resistor-Capacitor (RC) mode circuits.

Internal clock sources are contained internally within the oscillator module. The internal oscillator block has two internal oscillators and a dedicated Phase-Locked Loop (HFPLL) that are used to generate three internal system clock sources: the 16 MHz High-Frequency Internal Oscillator (HFINTOSC), 500 kHz (MFINTOSC) and the 31 kHz Low-Frequency Internal Oscillator (LFINTOSC).

The system clock can be selected between external or internal clock sources via the System Clock Select (SCS) bits in the OSCCON register. See Section 5.3 "Clock Switching" for additional information.

### 5.2.1 EXTERNAL CLOCK SOURCES

An external clock source can be used as the device system clock by performing one of the following actions:

- Program the FOSC<2:0> bits in the Configuration Word 1 to select an external clock source that will be used as the default system clock upon a device Reset.
- Write the SCS<1:0> bits in the OSCCON register to switch the system clock source to:
  - Timer1 Oscillator during run-time, or
  - An external clock source determined by the value of the FOSC bits.

See Section 5.3 "Clock Switching" for more information.

### 5.2.1.1 EC Mode

The External Clock (EC) mode allows an externally generated logic level signal to be the system clock source. When operating in this mode, an external clock source is connected to the OSC1 input. OSC2/CLKOUT is available for general purpose I/O or CLKOUT. Figure 5-2 shows the pin connections for EC mode.


EC mode has three power modes to select from through Configuration Word 1:

- High power, 4-32 MHz (FOSC = 111)
- Medium power, 0.5-4 MHz (FOSC = 110)
- Low power, 0-0.5 MHz (FOSC = 101)

The Oscillator Start-up Timer (OST) is disabled when EC mode is selected. Therefore, there is no delay in operation after a Power-on Reset (POR) or wake-up from Sleep. Because the PIC<sup>®</sup> MCU design is fully static, stopping the external clock input will have the effect of halting the device while leaving all data intact. Upon restarting the external clock, the device will resume operation as if no time had elapsed.



#### EXTERNAL CLOCK (EC) MODE OPERATION



## 5.2.1.2 LP, XT, HS Modes

The LP, XT and HS modes support the use of quartz crystal resonators or ceramic resonators connected to OSC1 and OSC2 (Figure 5-3). The three modes select a low, medium or high gain setting of the internal inverter-amplifier to support various resonator types and speed.

**LP** Oscillator mode selects the lowest gain setting of the internal inverter-amplifier. LP mode current consumption is the least of the three modes. This mode is designed to drive only 32.768 kHz tuning-fork type crystals (watch crystals).


**XT** Oscillator mode selects the intermediate gain setting of the internal inverter-amplifier. XT mode current consumption is the medium of the three modes. This mode is best suited to drive resonators with a medium drive level specification.

**HS** Oscillator mode selects the highest gain setting of the internal inverter-amplifier. HS mode current consumption is the highest of the three modes. This mode is best suited for resonators that require a high drive setting.

Figure 5-3 and Figure 5-4 show typical circuits for quartz crystal and ceramic resonators, respectively.

### FIGURE 5-3:


#### QUARTZ CRYSTAL OPERATION (LP, XT OR HS MODE)



- Note 1: Quartz crystal characteristics vary according to type, package and manufacturer. The user should consult the manufacturer data sheets for specifications and recommended application.
  - 2: Always verify oscillator performance over the VDD and temperature range that is expected for the application.
  - **3:** For oscillator design assistance, reference the following Microchip Applications Notes:
    - AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC<sup>®</sup> and PIC<sup>®</sup> Devices" (DS00826)
    - AN849, "Basic PIC<sup>®</sup> Oscillator Design" (DS00849)
    - AN943, "Practical PIC<sup>®</sup> Oscillator Analysis and Design" (DS00943)
    - AN949, "Making Your Oscillator Work" (DS00949)

## FIGURE 5-4:

#### CERAMIC RESONATOR OPERATION (XT OR HS MODE)



**3:** An additional parallel feedback resistor (RP) may be required for proper ceramic resonator operation.

## 5.2.1.3 Oscillator Start-up Timer (OST)

If the oscillator module is configured for LP, XT or HS modes, the Oscillator Start-up Timer (OST) counts 1024 oscillations from OSC1. This occurs following a Power-on Reset (POR) and when the Power-up Timer (PWRT) has expired (if configured), or a wake-up from Sleep. During this time, the program counter does not increment and program execution is suspended. The OST ensures that the oscillator circuit, using a quartz crystal resonator or ceramic resonator, has started and is providing a stable system clock to the oscillator module.

In order to minimize latency between external oscillator start-up and code execution, the Two-Speed Clock Start-up mode can be selected (see Section 5.4 "Two-Speed Clock Start-up Mode").

### 5.2.1.4 4X PLL

The oscillator module contains a 4X PLL that can be used with both external and internal clock sources to provide a system clock source. The input frequency for the 4X PLL must fall within specifications. See the PLL Clock Timing Specifications in **Section 30.0 "Electrical Specifications"**.

The 4X PLL may be enabled for use by one of two methods:


- 1. Program the PLLEN bit in Configuration Word 2 to a '1'.
- Write the SPLLEN bit in the OSCCON register to a '1'. If the PLLEN bit in Configuration Word 2 is programmed to a '1', then the value of SPLLEN is ignored.

### 5.2.1.5 TIMER1 Oscillator

The Timer1 Oscillator is a separate crystal oscillator that is associated with the Timer1 peripheral. It is optimized for timekeeping operations with a 32.768 kHz crystal connected between the T1OSO and T1OSI device pins.

The Timer1 Oscillator can be used as an alternate system clock source and can be selected during run-time using clock switching. Refer to **Section 5.3** "Clock Switching" for more information.

#### FIGURE 5-5: QUARTZ CRYSTAL OPERATION (TIMER1 OSCILLATOR)




- Note 1: Quartz crystal characteristics vary according to type, package and manufacturer. The user should consult the manufacturer data sheets for specifications and recommended application.
  - 2: Always verify oscillator performance over the VDD and temperature range that is expected for the application.
  - **3:** For oscillator design assistance, reference the following Microchip Applications Notes:
    - AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC<sup>®</sup> and PIC<sup>®</sup> Devices" (DS00826)
    - AN849, "Basic PIC<sup>®</sup> Oscillator Design" (DS00849)
    - AN943, "Practical PIC<sup>®</sup> Oscillator Analysis and Design" (DS00943)
    - AN949, "Making Your Oscillator Work" (DS00949)
    - TB097, "Interfacing a Micro Crystal MS1V-T1K 32.768 kHz Tuning Fork Crystal to a PIC16F690/SS" (DS91097)
    - AN1288, "Design Practices for Low-Power External Oscillators" (DS01288)

### 5.2.1.6 External RC Mode

The external Resistor-Capacitor (RC) modes support the use of an external RC circuit. This allows the designer maximum flexibility in frequency choice while keeping costs to a minimum when clock accuracy is not required.

The RC circuit connects to OSC1. OSC2/CLKOUT is available for general purpose I/O or CLKOUT. The function of the OSC2/CLKOUT pin is determined by the state of the CLKOUTEN bit in Configuration Word 1.

Figure 5-6 shows the external RC mode connections.



The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. Other factors affecting the oscillator frequency are:

- threshold voltage variation
- component tolerances
- · packaging variations in capacitance

The user also needs to take into account variation due to tolerance of external RC components used.

## 5.2.2 INTERNAL CLOCK SOURCES

The device may be configured to use the internal oscillator block as the system clock by performing one of the following actions:

- Program the FOSC<2:0> bits in Configuration Word 1 to select the INTOSC clock source, which will be used as the default system clock upon a device Reset.
- Write the SCS<1:0> bits in the OSCCON register to switch the system clock source to the internal oscillator during run-time. See Section 5.3 "Clock Switching"for more information.

In **INTOSC** mode, OSC1/CLKIN is available for general purpose I/O. OSC2/CLKOUT is available for general purpose I/O or CLKOUT.

The function of the OSC2/CLKOUT pin is determined by the state of the  $\overline{\text{CLKOUTEN}}$  bit in Configuration Word 1.

The internal oscillator block has two independent oscillators and a dedicated Phase-Locked Loop, HFPLL that can produce one of three internal system clock sources.

- The HFINTOSC (High-Frequency Internal Oscillator) is factory calibrated and operates at 16 MHz. The HFINTOSC source is generated from the 500 kHz MFINTOSC source and the dedicated Phase-Locked Loop, HFPLL. The frequency of the HFINTOSC can be user-adjusted via software using the OSCTUNE register (Register 5-3).
- The MFINTOSC (Medium-Frequency Internal Oscillator) is factory calibrated and operates at 500 kHz. The frequency of the MFINTOSC can be user-adjusted via software using the OSCTUNE register (Register 5-3).
- 3. The **LFINTOSC** (Low-Frequency Internal Oscillator) is uncalibrated and operates at 31 kHz.

## 5.2.2.1 HFINTOSC

The High-Frequency Internal Oscillator (HFINTOSC) is a factory calibrated 16 MHz internal clock source. The frequency of the HFINTOSC can be altered via software using the OSCTUNE register (Register 5-3).

The output of the HFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). One of nine frequencies derived from the HFINTOSC can be selected via software using the IRCF<3:0> bits of the OSCCON register. See Section 5.2.2.7 "Internal Oscillator Clock Switch Timing" for more information.

The HFINTOSC is enabled by:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired HF frequency, and
- FOSC<2:0> = 100, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'.

The High Frequency Internal Oscillator Ready bit (HFIOFR) of the OSCSTAT register indicates when the HFINTOSC is running and can be utilized.

The High Frequency Internal Oscillator Status Locked bit (HFIOFL) of the OSCSTAT register indicates when the HFINTOSC is running within 2% of its final value.

The High Frequency Internal Oscillator Status Stable bit (HFIOFS) of the OSCSTAT register indicates when the HFINTOSC is running within 0.5% of its final value.

## 5.2.2.2 MFINTOSC

The Medium-Frequency Internal Oscillator (MFINTOSC) is a factory calibrated 500 kHz internal clock source. The frequency of the MFINTOSC can be altered via software using the OSCTUNE register (Register 5-3).

The output of the MFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). One of nine frequencies derived from the MFINTOSC can be selected via software using the IRCF<3:0> bits of the OSCCON register. See Section 5.2.2.7 "Internal Oscillator Clock Switch Timing" for more information.

The MFINTOSC is enabled by:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired HF frequency, and
- FOSC<2:0> = 100, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'

The Medium Frequency Internal Oscillator Ready bit (MFIOFR) of the OSCSTAT register indicates when the MFINTOSC is running and can be utilized.

#### 5.2.2.3 Internal Oscillator Frequency Adjustment

The 500 kHz internal oscillator is factory calibrated. This internal oscillator can be adjusted in software by writing to the OSCTUNE register (Register 5-3). Since the HFINTOSC and MFINTOSC clock sources are derived from the 500 kHz internal oscillator a change in the OSCTUNE register value will apply to both.

The default value of the OSCTUNE register is '0'. The value is a 6-bit two's complement number. A value of 1Fh will provide an adjustment to the maximum frequency. A value of 20h will provide an adjustment to the minimum frequency.

When the OSCTUNE register is modified, the oscillator frequency will begin shifting to the new frequency. Code execution continues during this shift. There is no indication that the shift has occurred.

OSCTUNE does not affect the LFINTOSC frequency. Operation of features that depend on the LFINTOSC clock source frequency, such as the Power-up Timer (PWRT), Watchdog Timer (WDT), Fail-Safe Clock Monitor (FSCM) and peripherals, are *not* affected by the change in frequency.

## 5.2.2.4 LFINTOSC

The Low-Frequency Internal Oscillator (LFINTOSC) is an uncalibrated 31 kHz internal clock source.

The output of the LFINTOSC connects to a multiplexer (see Figure 5-1). Select 31 kHz, via software, using the IRCF<3:0> bits of the OSCCON register. See Section 5.2.2.7 "Internal Oscillator Clock Switch Timing" for more information. The LFINTOSC is also the frequency for the Power-up Timer (PWRT), Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The LFINTOSC is enabled by selecting 31 kHz (IRCF<3:0> bits of the OSCCON register = 000) as the system clock source (SCS bits of the OSCCON register = 1x), or when any of the following are enabled:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired LF frequency, and
- FOSC<2:0> = 100, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'

Peripherals that use the LFINTOSC are:

- Power-up Timer (PWRT)
- Watchdog Timer (WDT)
- Fail-Safe Clock Monitor (FSCM)

The Low Frequency Internal Oscillator Ready bit (LFIOFR) of the OSCSTAT register indicates when the LFINTOSC is running and can be utilized.

#### 5.2.2.5 Internal Oscillator Frequency Selection

The system clock speed can be selected via software using the Internal Oscillator Frequency Select bits IRCF<3:0> of the OSCCON register.

The outputs of the 16 MHz HFINTOSC postscaler and the LFINTOSC connect to a multiplexer (see Figure 5-1). The Internal Oscillator Frequency Select bits IRCF<3:0> of the OSCCON register select the frequency output of the internal oscillators. One of the following frequencies can be selected via software:

- 32 MHz (requires 4X PLL)
- 16 MHz
- 8 MHz
- 4 MHz
- 2 MHz
- 1 MHz
- 500 kHz (Default after Reset)
- 250 kHz
- 125 kHz
- 62.5 kHz
- 31.25 kHz
- 31 kHz (LFINTOSC)

Note:	Following any Reset, the IRCF<3:0> bits
	of the OSCCON register are set to '0111'
	and the frequency selection is set to
	500 kHz. The user can modify the IRCF
	bits to select a different frequency.

The IRCF<3:0> bits of the OSCCON register allow duplicate selections for some frequencies. These duplicate choices can offer system design trade-offs. Lower power consumption can be obtained when changing oscillator sources for a given frequency. Faster transition times can be obtained between frequency changes that use the same oscillator source.

#### 5.2.2.6 32 MHz Internal Oscillator Frequency Selection

The Internal Oscillator Block can be used with the 4X PLL associated with the External Oscillator Block to produce a 32 MHz internal system clock source. The following settings are required to use the 32 MHz internal clock source:

- The FOSC bits in Configuration Word 1 must be set to use the INTOSC source as the device system clock (FOSC<2:0> = 100).
- The SCS bits in the OSCCON register must be cleared to use the clock determined by FOSC<2:0> in Configuration Word 1 (SCS<1:0> = 00).
- The IRCF bits in the OSCCON register must be set to the 8 MHz HFINTOSC set to use (IRCF<3:0> = 1110).
- The SPLLEN bit in the OSCCON register must be set to enable the 4xPLL, or the PLLEN bit of the Configuration Word 2 must be programmed to a '1'.
- Note: When using the PLLEN bit of the Configuration Word 2, the 4xPLL cannot be disabled by software and the 8 MHz HFINTOSC option will no longer be available.

The 4xPLL is not available for use with the internal oscillator when the SCS bits of the OSCCON register are set to '1x'. The SCS bits must be set to '00' to use the 4xPLL with the internal oscillator.

## 5.2.2.7 Internal Oscillator Clock Switch Timing

When switching between the HFINTOSC, MFINTOSC and the LFINTOSC, the new oscillator may already be shut down to save power (see Figure 5-7). If this is the case, there is a delay after the IRCF<3:0> bits of the OSCCON register are modified before the frequency selection takes place. The OSCSTAT register will reflect the current active status of the HFINTOSC, MFINTOSC and LFINTOSC oscillators. The sequence of a frequency selection is as follows:

- 1. IRCF<3:0> bits of the OSCCON register are modified.
- 2. If the new clock is shut down, a clock start-up delay is started.
- 3. Clock switch circuitry waits for a falling edge of the current clock.
- 4. The current clock is held low and the clock switch circuitry waits for a rising edge in the new clock.
- 5. The new clock is now active.
- 6. The OSCSTAT register is updated as required.
- 7. Clock switch is complete.

See Figure 5-7 for more details.

If the internal oscillator speed is switched between two clocks of the same source, there is no start-up delay before the new frequency is selected. Clock switching time delays are shown in Table 5-1.

Start-up delay specifications are located in the oscillator tables of **Section 30.0** "Electrical **Specifications**".

FIGURE 5-7:	INTERNAL OSCILLATOR SWITCH TIMING
HFINTOSC/→ MFINTOSC	LFINTOSC (FSCM and WDT disabled)
HFINTOSC/ MFINTOSC	Oscillator Delay <sup>(1)</sup> 2-cycle Sync Running
LFINTOSC	
IRCF <3:0>	$\neq 0$ $\chi = 0$
System Clock	
HFINTOSC/→ MFINTOSC	LFINTOSC (Either FSCM or WDT enabled)
HFINTOSC/ MFINTOSC	2-cycle Sync Running
LFINTOSC	
IRCF <3:0>	$\neq 0$ $X = 0$
System Clock	
LFINTOSC →	HFINTOSC/MFINTOSC
LFINTOSC	LFINTOSC turns off unless WDT or FSCM is enabled
	Oscillator Delay <sup>(1)</sup> 2-cycle Sync Running
HFINTOSC/ MFINTOSC	
IRCF <3:0>	= 0 X ≠ 0
System Clock	
Note 1: Se	ee Table 5-1, Oscillator Switching Delays, for more information.

## 5.3 Clock Switching

The system clock source can be switched between external and internal clock sources via software using the System Clock Select (SCS) bits of the OSCCON register. The following clock sources can be selected using the SCS bits:

- Default system oscillator determined by FOSC bits in Configuration Word 1
- Timer1 32 kHz crystal oscillator
- Internal Oscillator Block (INTOSC)

#### 5.3.1 SYSTEM CLOCK SELECT (SCS) BITS

The System Clock Select (SCS) bits of the OSCCON register selects the system clock source that is used for the CPU and peripherals.

- When the SCS bits of the OSCCON register = 00, the system clock source is determined by value of the FOSC<2:0> bits in the Configuration Word 1.
- When the SCS bits of the OSCCON register = 01, the system clock source is the Timer1 oscillator.
- When the SCS bits of the OSCCON register = 1x, the system clock source is chosen by the internal oscillator frequency selected by the IRCF<3:0> bits of the OSCCON register. After a Reset, the SCS bits of the OSCCON register are always cleared.

Note:	Any automatic clock switch, which may
	occur from Two-Speed Start-up or
	Fail-Safe Clock Monitor, does not update
	the SCS bits of the OSCCON register. The
	user can monitor the OSTS bit of the
	OSCSTAT register to determine the current
	system clock source.

When switching between clock sources, a delay is required to allow the new clock to stabilize. These oscillator delays are shown in Table 5-1.

### 5.3.2 OSCILLATOR START-UP TIME-OUT STATUS (OSTS) BIT

The Oscillator Start-up Time-out Status (OSTS) bit of the OSCSTAT register indicates whether the system clock is running from the external clock source, as defined by the FOSC<2:0> bits in the Configuration Word 1, or from the internal clock source. In particular, OSTS indicates that the Oscillator Start-up Timer (OST) has timed out for LP, XT or HS modes. The OST does not reflect the status of the Timer1 Oscillator.

## 5.3.3 TIMER1 OSCILLATOR

The Timer1 Oscillator is a separate crystal oscillator associated with the Timer1 peripheral. It is optimized for timekeeping operations with a 32.768 kHz crystal connected between the T1OSO and T1OSI device pins.

The Timer1 oscillator is enabled using the T1OSCEN control bit in the T1CON register. See Section 21.0 "Timer1 Module with Gate Control" for more information about the Timer1 peripheral.

#### 5.3.4 TIMER1 OSCILLATOR READY (T1OSCR) BIT

The user must ensure that the Timer1 Oscillator is ready to be used before it is selected as a system clock source. The Timer1 Oscillator Ready (T1OSCR) bit of the OSCSTAT register indicates whether the Timer1 oscillator is ready to be used. After the T1OSCR bit is set, the SCS bits can be configured to select the Timer1 oscillator.

## 5.4 Two-Speed Clock Start-up Mode

Two-Speed Start-up mode provides additional power savings by minimizing the latency between external oscillator start-up and code execution. In applications that make heavy use of the Sleep mode, Two-Speed Start-up will remove the external oscillator start-up time from the time spent awake and can reduce the overall power consumption of the device. This mode allows the application to wake-up from Sleep, perform a few instructions using the INTOSC internal oscillator block as the clock source and go back to Sleep without waiting for the external oscillator to become stable.

Two-Speed Start-up provides benefits when the oscillator module is configured for LP, XT or HS modes. The Oscillator Start-up Timer (OST) is enabled for these modes and must count 1024 oscillations before the oscillator can be used as the system clock source.

If the oscillator module is configured for any mode other than LP, XT or HS mode, then Two-Speed Start-up is disabled. This is because the external clock oscillator does not require any stabilization time after POR or an exit from Sleep.

If the OST count reaches 1024 before the device enters Sleep mode, the OSTS bit of the OSCSTAT register is set and program execution switches to the external oscillator. However, the system may never operate from the external oscillator if the time spent awake is very short.

Note:	Executing a SLEEP instruction will abort
	the oscillator start-up time and will cause
	the OSTS bit of the OSCSTAT register to
	remain clear.

## 5.4.1 TWO-SPEED START-UP MODE CONFIGURATION

Two-Speed Start-up mode is configured by the following settings:

- IESO (of the Configuration Word 1) = 1; Internal/External Switchover bit (Two-Speed Start-up mode enabled).
- SCS (of the OSCCON register) = 00.
- FOSC<2:0> bits in the Configuration Word 1 configured for LP, XT or HS mode.

Two-Speed Start-up mode is entered after:

- Power-on Reset (POR) and, if enabled, after Power-up Timer (PWRT) has expired, or
- Wake-up from Sleep.

TABLE 5-1: OSC	ILLATOR SWITCHING DELAYS
----------------	--------------------------

Switch From	Switch To	Frequency	Oscillator Delay
Sleep/POR	LFINTOSC <sup>(1)</sup> MFINTOSC <sup>(1)</sup> HFINTOSC <sup>(1)</sup>	31 kHz 31.25 kHz-500 kHz 31.25 kHz-16 MHz	Oscillator Warm-up Delay
Sleep/POR	EC, RC <sup>(1)</sup>	DC – 32 MHz	2 cycles
LFINTOSC	EC, RC <sup>(1)</sup>	DC – 32 MHz	1 cycle of each
Sleep/POR	Timer1 Oscillator LP, XT, HS <sup>(1)</sup>	32 kHz-20 MHz	1024 Clock Cycles (OST)
Any clock source	MFINTOSC <sup>(1)</sup> HFINTOSC <sup>(1)</sup>	31.25 kHz-500 kHz 31.25 kHz-16 MHz	2 μs (approx.)
Any clock source	LFINTOSC <sup>(1)</sup>	31 kHz	1 cycle of each
Any clock source	Timer1 Oscillator	32 kHz	1024 Clock Cycles (OST)
PLL inactive	PLL active	16-32 MHz	2 ms (approx.)


Note 1: PLL inactive.

#### 5.4.2 TWO-SPEED START-UP SEQUENCE

- 1. Wake-up from Power-on Reset or Sleep.
- Instructions begin execution by the internal oscillator at the frequency set in the IRCF<3:0> bits of the OSCCON register.
- 3. OST enabled to count 1024 clock cycles.
- 4. OST timed out, wait for falling edge of the internal oscillator.
- 5. OSTS is set.
- 6. System clock held low until the next falling edge of new clock (LP, XT or HS mode).
- 7. System clock is switched to external clock source.

## 5.4.3 CHECKING TWO-SPEED CLOCK STATUS

Checking the state of the OSTS bit of the OSCSTAT register will confirm if the microcontroller is running from the external clock source, as defined by the FOSC<2:0> bits in the Configuration Word 1, or the internal oscillator.




#### FIGURE 5-8: TWO-SPEED START-UP

## 5.5 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the device to continue operating should the external oscillator fail. The FSCM can detect oscillator failure any time after the Oscillator Start-up Timer (OST) has expired. The FSCM is enabled by setting the FCMEN bit in the Configuration Word 1. The FSCM is applicable to all external Oscillator modes (LP, XT, HS, EC, Timer1 Oscillator and RC).

FIGURE 5-9: FSCM BLOCK DIAGRAM



## 5.5.1 FAIL-SAFE DETECTION

The FSCM module detects a failed oscillator by comparing the external oscillator to the FSCM sample clock. The sample clock is generated by dividing the LFINTOSC by 64. See Figure 5-9. Inside the fail detector block is a latch. The external clock sets the latch on each falling edge of the external clock. The sample clock clears the latch on each rising edge of the sample clock. A failure is detected when an entire half-cycle of the sample clock elapses before the external clock goes low.

### 5.5.2 FAIL-SAFE OPERATION

When the external clock fails, the FSCM switches the device clock to an internal clock source and sets the bit flag OSFIF of the PIR2 register. Setting this flag will generate an interrupt if the OSFIE bit of the PIE2 register is also set. The device firmware can then take steps to mitigate the problems that may arise from a failed clock. The system clock will continue to be sourced from the internal clock source until the device firmware successfully restarts the external oscillator and switches back to external operation.

The internal clock source chosen by the FSCM is determined by the IRCF<3:0> bits of the OSCCON register. This allows the internal oscillator to be configured before a failure occurs.

### 5.5.3 FAIL-SAFE CONDITION CLEARING


The Fail-Safe condition is cleared after a Reset, executing a SLEEP instruction or changing the SCS bits of the OSCCON register. When the SCS bits are changed, the OST is restarted. While the OST is running, the device continues to operate from the INTOSC selected in OSCCON. When the OST times out, the Fail-Safe condition is cleared after successfully switching to the external clock source. The OSFIF bit should be cleared prior to switching to the external clock source. If the Fail-Safe condition still exists, the OSFIF flag will again become set by hardware.

## 5.5.4 RESET OR WAKE-UP FROM SLEEP

The FSCM is designed to detect an oscillator failure after the Oscillator Start-up Timer (OST) has expired. The OST is used after waking up from Sleep and after any type of Reset. The OST is not used with the EC or RC Clock modes so that the FSCM will be active as soon as the Reset or wake-up has completed. When the FSCM is enabled, the Two-Speed Start-up is also enabled. Therefore, the device will always be executing code while the OST is operating.

Note: Due to the wide range of oscillator start-up times, the Fail-Safe circuit is not active during oscillator start-up (i.e., after exiting Reset or Sleep). After an appropriate amount of time, the user should check the Status bits in the OSCSTAT register to verify the oscillator start-up and that the system clock switchover has successfully completed.





## 5.6 Oscillator Control Registers

#### REGISTER 5-1: OSCCON: OSCILLATOR CONTROL REGISTER

R/W-0	0 R/W-0/0	R/W-1/1	R/W-1/1	R/W-1/1	U-0	R/W-0/0	R/W-0/0
SPLLE	N	IRCF	<3:0>		_	SCS	<1:0>
bit 7							bit 0
Legend:							
R = Read	able bit	W = Writable	bit	U = Unimplem	nented bit, rea	ad as '0'	
	unchanged	x = Bit is unkr		•		OR/Value at all o	other Resets
'1' = Bit is	<b>U</b>	'0' = Bit is cle	ared				
bit 7	<u>If PLLEN in (</u> SPLLEN bit i	Configuration W	′ <u>ord 1 = 1:</u> LL is always e	nabled (subject	to oscillator r	equirements)	
bit 6-3	000x = 31 k 0010 = 31.2 0011 = 31.2 0100 = 62.5 0101 = 125 0110 = 250 0111 = 500 1000 = 125 1001 = 250 1010 = 500 1011 = 1 MH 1100 = 2 MH 1101 = 4 MH	5 kHz MF 5 kHz HF <sup>(1)</sup> kHz MF kHz MF kHz MF kHz HF <sup>(1)</sup> kHz HF <sup>(1)</sup> kHz HF <sup>(1)</sup> Hz HF Hz HF Hz HF Hz HF Hz HF	t upon Reset)	Select bits	<b>ТОЅС"</b> )		
bit 2 bit 1-0	SCS<1:0>: S		elect bits	Configuration W	ord 1		

Note 1: Duplicate frequency derived from HFINTOSC.

R-1/q	R-0/q	R-q/q	R-0/q	R-0/q	R-q/q	R-0/0	R-0/q
T1OSCR	PLLR	OSTS	HFIOFR	HFIOFL	MFIOFR	LFIOFR	HFIOFS
bit 7							bit 0
Legend:		W = Writable					
R = Readable	l as '0'						
u = Bit is uncl	nanged	x = Bit is unk	nown	-n/n = Value a	at POR and BO	R/Value at all o	other Resets
'1' = Bit is set		'0' = Bit is cle	ared	q = Condition	al		
bit 7	<u>If T1OSCEN</u> 1 = Timer1 0 = Timer1 <u>If T1OSCEN</u>	oscillator is rea oscillator is not	dy ready				
bit 6	<b>PLLR</b> 4x PL 1 = 4x PLL 0 = 4x PLL	L Ready bit is ready	amayoroady				
bit 5	1 = Running	lator Start-up T g from the clocl g from an interr	c defined by the	e FOSC<2:0> ł		guration Word	1
bit 4	1 = HFINTC	gh Frequency Ir DSC is ready DSC is not ready		or Ready bit			
bit 3	1 = HFINTC	gh Frequency Ir DSC is at least 2 DSC is not 2% a	2% accurate	or Locked bit			
bit 2	1 = MFINTC	edium Frequend DSC is ready DSC is not read	-	illator Ready bi	it		
bit 1	1 = LFINTO	w Frequency In SC is ready SC is not ready		r Ready bit			
bit 0	1 = HFINTC	gh Frequency Ir DSC is at least 0 DSC is not 0.5%	).5% accurate	or Stable bit			

## REGISTER 5-2: OSCSTAT: OSCILLATOR STATUS REGISTER

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
_	—			TUN	<5:0>		
bit 7							bit C
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is und	changed	x = Bit is unkr	nown	-n/n = Value a	at POR and BC	R/Value at all	other Resets
'1' = Bit is se	et	'0' = Bit is cle	ared				
bit 7-6	Unimpleme	nted: Read as '	0'				
bit 5-0	TUN<5:0>: F	Frequency Tunii	ng bits				
	011111 = N	laximum freque	ency				
	011110 =						
	•						
	•						
	• 000001 =						
		scillator module	e is running et	the factory-cali	hrated frequen	CV/	
	111111 =					cy.	
	•						
	•						
	•						
	100000 = N	linimum freque	ncy				

## REGISTER 5-3: OSCTUNE: OSCILLATOR TUNING REGISTER

TABLE 5-2: S	SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES
--------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page	
OSCCON	SPLLEN		IRCF	<3:0>		_	SCS	65		
OSCSTAT	T1OSCR	PLLR	OSTS	HFIOFR	HFIOFL	MFIOFR	LFIOFR	HFIOFS	66	
OSCTUNE	_	_		TUN<5:0>						
PIE2	OSFIE	C2IE <sup>(1)</sup>	C1IE	EEIE	BCL1IE	_	-	_	88	
PIR2	OSFIF	C2IF <sup>(1)</sup>	C1IF	EEIF	BCL1IF	-	_	—	90	
T1CON	TMR1C	:S<1:0>	T1CKP	S<1:0>	T1OSCEN	T1SYNC		TMR10N	173	

**Legend:** — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

Note 1: PIC16(L)F1823 only.

#### TABLE 5-3: SUMMARY OF CONFIGURATION WORD WITH CLOCK SOURCES

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
0015104	13:8	_	_	FCMEN	IESO	CLKOUTEN	BOREN<1:0>		CPD	10
CONFIG1	7:0	CP	MCLRE	PWRTE	WDTE<1:0>		FOSC<2:0>			46

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by clock sources.

Note 1: PIC12F1822/16F1823 only.

## 6.0 REFERENCE CLOCK MODULE

The reference clock module provides the ability to send a divided clock to the clock output pin of the device (CLKR) and provide a secondary internal clock source to the modulator module. This module is available in all oscillator configurations and allows the user to select a greater range of clock sub-multiples to drive external devices in the application. The reference clock module includes the following features:

- System clock is the source
- Available in all oscillator configurations
- Programmable clock divider
- Output enable to a port pin
- Selectable duty cycle
- Slew rate control

The reference clock module is controlled by the CLKRCON register (Register 6-1) and is enabled when setting the CLKREN bit. To output the divided clock signal to the CLKR port pin, the CLKROE bit must be set. The CLKRDIV<2:0> bits enable the selection of eight different clock divider options. The CLKRDC<1:0> bits can be used to modify the duty cycle of the output clock<sup>(1)</sup>. The CLKRSLR bit controls slew rate limiting.

Note 1: If the base clock rate is selected without a divider, the output clock will always have a duty cycle equal to that of the source clock, unless a 0% duty cycle is selected. If the clock divider is set to base clock/2, then 25% and 75% duty cycle accuracy will be dependent upon the source clock.

For information on using the reference clock output with the modulator module, see **Section 23.0 "Data Signal Modulator"**.

## 6.1 Slew Rate

The slew rate limitation on the output port pin can be disabled. The Slew Rate limitation can be removed by clearing the CLKRSLR bit in the CLKRCON register.

## 6.2 Effects of a Reset

Upon any device Reset, the reference clock module is disabled. The user's firmware is responsible for initializing the module before enabling the output. The registers are reset to their default values.

## 6.3 Conflicts with the CLKR pin

There are two cases when the reference clock output signal cannot be output to the CLKR pin, if:

- LP, XT or HS oscillator mode is selected.
- CLKOUT function is enabled.

Even if either of these cases are true, the module can still be enabled and the reference clock signal may be used in conjunction with the modulator module.

## 6.3.1 OSCILLATOR MODES

If LP, XT or HS oscillator modes are selected, the OSC2/CLKR pin must be used as an oscillator input pin and the CLKR output cannot be enabled. See **Section 5.2 "Clock Source Types**" for more information on different oscillator modes.

## 6.3.2 CLKOUT FUNCTION

The CLKOUT function has a higher priority than the reference clock module. <u>Therefore</u>, if the CLKOUT function is enabled by the CLKOUTEN bit in Configuration Word 1, FOSC/4 will always be output on the port pin. Reference **Section 4.0** "**Device Configuration**" for more information.

## 6.4 Operation During Sleep

As the reference clock module relies on the system clock as its source, and the system clock is disabled in Sleep, the module does not function in Sleep, even if an external clock source or the Timer1 clock source is configured as the system clock. The module outputs will remain in their current state until the device exits Sleep.

R/W-0/0	R/W-0/0	R/W-1/1	R/W-1/1	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
CLKREN	CLKROE	CLKRSLR	CLKRE	DC<1:0>	(	CLKRDIV<2:0>	•			
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable	oit		nented bit, read					
u = Bit is unch	anged	x = Bit is unkn	own	-n/n = Value a	at POR and BC	R/Value at all	other Resets			
'1' = Bit is set		'0' = Bit is clea	ared							
bit 7	CI KREN: Re	eference Clock	Module Enabl	e bit						
		ce clock module								
	0 = Reference	ce clock module	is disabled							
bit 6	CLKROE: Re	eference Clock	Output Enable	e bit <sup>(3)</sup>						
	1 = Reference clock output is enabled on CLKR pin									
	0 = Reference	ce clock output	disabled on C	LKR pin						
bit 5	CLKRSLR: Reference Clock Slew Rate Control limiting enable bit									
		<ul> <li>Slew rate limiting is enabled</li> <li>Slew rate limiting is disabled</li> </ul>								
bit 4-3		•		cle bits						
	CLKRDC<1:0>: Reference Clock Duty Cycle bits 11 = Clock outputs duty cycle of 75%									
	10 = Clock o	utputs duty cyc	le of 50%							
		utputs duty cyc								
h# 0 0		utputs duty cyc								
bit 2-0	•	:0> Reference (		DItS						
		clock value divi clock value divi								
		clock value divi								
		clock value divi	•							
		clock value divi	•							
		clock value divi clock value divi								
	000 = Base	clock value divi								
Note 1: In t	his mode, the	25% and 75% o	luty cycle acc	uracy will be de	ependent on the	e source clock	dutv cvcle.			

### REGISTER 6-1: CLKRCON: REFERENCE CLOCK CONTROL REGISTER

- 2: In this mode, the duty cycle will always be equal to the source clock duty cycle, unless a duty cycle of 0% is selected.
- **3:** To route CLKR to pin, CLKOUTEN of Configuration Word 1 = 1 is required. CLKOUTEN of Configuration Word 1 = 0 will result in Fosc/4. See Section 6.3 "Conflicts with the CLKR pin" for details.

#### TABLE 6-1: SUMMARY OF REGISTERS ASSOCIATED WITH REFERENCE CLOCK SOURCES

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page		
CLKRCON	CLKREN	CLKROE	CLKRSLR	CLKRDC1	CLKRDC0	CLKRDIV2	CLKRDIV1	CLKRDIV0	69		
Legend: —	Legend: — = unimplemented locations read as '0'. Shaded cells are not used by reference clock sources.										

unimplemented locations read as '0'. Shaded cells are not used by reference clock sources.

### TABLE 6-2: SUMMARY OF CONFIGURATION WORD WITH REFERENCE CLOCK SOURCES

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8	_	_	FCMEN	IESO	CLKOUTEN	BOREN1	BOREN0	CPD	10
CONFIG1	7:0	CP	MCLRE	PWRTE	WDTE1	WDTE0	FOSC2	FOSC1	FOSC0	46

Legend: — = unimplemented locations read as '0'. Shaded cells are not used by reference clock sources.

## 7.0 RESETS


There are multiple ways to reset this device:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- MCLR Reset
- WDT Reset
- RESET instruction
- · Stack Overflow
- Stack Underflow
- Programming mode exit

To allow VDD to stabilize, an optional power-up timer can be enabled to extend the Reset time after a BOR or POR event.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 7-1.

#### FIGURE 7-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



## 7.1 Power-on Reset (POR)

The POR circuit holds the device in Reset until VDD has reached an acceptable level for minimum operation. Slow rising VDD, fast operating speeds or analog performance may require greater than minimum VDD. The PWRT, BOR or MCLR features can be used to extend the start-up period until all device operation conditions have been met.

### 7.1.1 POWER-UP TIMER (PWRT)

The Power-up Timer provides a nominal 64 ms timeout on POR or Brown-out Reset.

The device is held in Reset as long as PWRT is active. The PWRT delay allows additional time for the VDD to rise to an acceptable level. The Power-up Timer is enabled by clearing the PWRTE bit in Configuration Word 1.

The Power-up Timer starts after the release of the POR and BOR.

For additional information, refer to Application Note AN607, *"Power-up Trouble Shooting"* (DS00607).

## 7.2 Brown-Out Reset (BOR)

The BOR circuit holds the device in Reset when VDD reaches a selectable minimum level. Between the POR and BOR, complete voltage range coverage for execution protection can be implemented.

The Brown-out Reset module has four operating modes controlled by the BOREN<1:0> bits in Configuration Word 1. The four operating modes are:

- · BOR is always on
- · BOR is off when in Sleep
- · BOR is controlled by software
- · BOR is always off

Refer to Table 7-1 for more information.

The Brown-out Reset voltage level is selectable by configuring the BORV bit in Configuration Word 2.

A VDD noise rejection filter prevents the BOR from triggering on small events. If VDD falls below VBOR for a duration greater than parameter TBORDC, the device will reset. See Figure 7-3 for more information.

BOREN Config bits	SBOREN	Device Mode	BOR Mode	Device Operation upon release of POR	Device Operation upon wake- up from Sleep	
BOR_ON (11)	Х	Х	Active	Waits for BOR ready <sup>(1)</sup>		
BOR_NSLEEP (10)	х	Awake	Active	Waits for BOR ready		
BOR_NSLEEP (10)	х	Sleep	Disabled	vvaits for t	SOR ready	
BOR_SBOREN (01)	1	х	Active	Begins immediately		
BOR_SBOREN (01)	0	х	Disabled	Begins immediately		
BOR_OFF (00)	Х	х	Disabled	Begins immediately		

### TABLE 7-1:BOR OPERATING MODES

**Note 1:** In these specific cases, "Release of POR" and "Wake-up from Sleep", there is no delay in start-up. The BOR ready flag, (BORRDY = 1), will be set before the CPU is ready to execute instructions because the BOR circuit is forced on by the BOREN<1:0> bits.

#### 7.2.1 BOR IS ALWAYS ON

When the BOREN bits of Configuration Word 1 are set to '11', the BOR is always on. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold.

BOR protection is active during Sleep. The BOR does not delay wake-up from Sleep.

### 7.2.2 BOR IS OFF IN SLEEP

When the BOREN bits of Configuration Word 1 are set to '10', the BOR is on, except in Sleep. The device start-up will be delayed until the BOR is ready and VDD is higher than the BOR threshold.

BOR protection is not active during Sleep. The device wake-up will be delayed until the BOR is ready.


### 7.2.3 BOR CONTROLLED BY SOFTWARE

When the BOREN bits of Configuration Word 1 are set to '01', the BOR is controlled by the SBOREN bit of the BORCON register. The device start-up is not delayed by the BOR ready condition or the VDD level.


BOR protection begins as soon as the BOR circuit is ready. The status of the BOR circuit is reflected in the BORRDY bit of the BORCON register.

BOR protection is unchanged by Sleep.

#### FIGURE 7-2: BROWN-OUT READY







R/W-1/u	U-0	U-0	U-0	U-0	U-0	U-0	R-q/u
SBOREN	—	—	—	—	—	—	BORRDY
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimplen	nented bit, read	as '0'	
u = Bit is uncha	anged	x = Bit is unkn	own	-n/n = Value a	at POR and BOR	Value at all oth	ner Resets
'1' = Bit is set		'0' = Bit is clea	ared	q = Value dep	ends on conditio	on	
bit 7	If BOREN <1:0	abled	tion Word 1 ≠ as no effect or tion Word 1 =	<u>01</u> : 1 the BOR.			
bit 6-1	Unimplemented: Read as '0'						
bit 0	<b>BORRDY:</b> Brown-out Reset Circuit Ready Status bit 1 = The Brown-out Reset circuit is active 0 = The Brown-out Reset circuit is inactive						

### REGISTER 7-1: BORCON: BROWN-OUT RESET CONTROL REGISTER

### 7.3 MCLR

The  $\overline{\text{MCLR}}$  is an optional external input that can reset the device. The  $\overline{\text{MCLR}}$  function is controlled by the MCLRE bit of Configuration Word 1 and the LVP bit of Configuration Word 2 (Table 7-2).

TABLE 7-2:	MCLR CONFIGURATION
------------	--------------------

MCLRE	LVP	MCLR
0	0	Disabled
1	0	Enabled
x	1	Enabled

### 7.3.1 MCLR ENABLED

When MCLR is enabled and the pin is held low, the device is held in Reset. The MCLR pin is connected to VDD through an internal weak pull-up.

The device has a noise filter in the  $\overline{\text{MCLR}}$  Reset path. The filter will detect and ignore small pulses.

Note:	A Reset does not drive the MCLR pin low.

### 7.3.2 MCLR DISABLED

When MCLR is disabled, the pin functions as a general purpose input and the internal weak pull-up is under software control. See Section 12.2 "PORTA Registers" for more information.

### 7.4 Watchdog Timer (WDT) Reset

The Watchdog Timer generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The TO and PD bits in the STATUS register are changed to indicate the WDT Reset. See Section 10.0 "Watchdog Timer" for more information.

### 7.5 RESET Instruction

A RESET instruction will cause a device Reset. The  $\overline{RI}$  bit in the PCON register will be set to '0'. See Table 7-4 for default conditions after a RESET instruction has occurred.

### 7.6 Stack Overflow/Underflow Reset

The device can reset when the Stack Overflows or Underflows. The STKOVF or STKUNF bits of the PCON register indicate the Reset condition. These Resets are enabled by setting the STVREN bit in Configuration Word 2. See Section 3.4.2 "Overflow/Underflow Reset" for more information.

### 7.7 Programming Mode Exit

Upon exit of Programming mode, the device will behave as if a POR had just occurred.

### 7.8 Power-Up Timer

The Power-up Timer optionally delays device execution after a BOR or POR event. This timer is typically used to allow VDD to stabilize before allowing the device to start running.

The Power-up Timer is controlled by the  $\overrightarrow{\text{PWRTE}}$  bit of Configuration Word 1.


### 7.9 Start-up Sequence

Upon the release of a POR or BOR, the following must occur before the device will begin executing:

- 1. Power-up Timer runs to completion (if enabled).
- 2. Oscillator start-up timer runs to completion (if required for oscillator source).
- 3. MCLR must be released (if enabled).

The total time-out will vary based on oscillator configuration and Power-up Timer configuration. See Section 5.0 "Oscillator Module (With Fail-Safe Clock Monitor)" for more information.

The Power-up Timer and oscillator start-up timer run independently of MCLR Reset. If MCLR is kept low long enough, the Power-up Timer and oscillator start-up timer will expire. Upon bringing MCLR high, the device will begin execution immediately (see Figure 7-4). This is useful for testing purposes or to synchronize more than one device operating in parallel.



### 7.10 Determining the Cause of a Reset

Upon any Reset, multiple bits in the STATUS and PCON register are updated to indicate the cause of the Reset. Table 7-3 and Table 7-4 show the Reset conditions of these registers.

STKOVF	STKUNF	RMCLR	RI	POR	BOR	то	PD	Condition
0	0	1	1	0	x	1	1	Power-on Reset
0	0	1	1	0	x	0	x	Illegal, TO is set on POR
0	0	1	1	0	x	x	0	Illegal, PD is set on POR
0	0	1	1	u	0	1	1	Brown-out Reset
u	u	u	u	u	u	0	u	WDT Reset
u	u	u	u	u	u	0	0	WDT Wake-up from Sleep
u	u	u	u	u	u	1	0	Interrupt Wake-up from Sleep
u	u	0	u	u	u	u	u	MCLR Reset during normal operation
u	u	0	u	u	u	1	0	MCLR Reset during Sleep
u	u	u	0	u	u	u	u	RESET Instruction Executed
1	u	u	u	u	u	u	u	Stack Overflow Reset (STVREN = 1)
u	1	u	u	u	u	u	u	Stack Underflow Reset (STVREN = 1)

TABLE 7-3: RESET STATUS BITS AND THEIR SIGNIFICANCE

### TABLE 7-4: RESET CONDITION FOR SPECIAL REGISTERS<sup>(2)</sup>

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	0000h	1 1000	00 110x
MCLR Reset during normal operation	0000h	u uuuu	uu Ouuu
MCLR Reset during Sleep	0000h	1 Ouuu	uu Ouuu
WDT Reset	0000h	0 uuuu	uu uuuu
WDT Wake-up from Sleep	PC + 1	0 Ouuu	uu uuuu
Brown-out Reset	0000h	1 luuu	00 11u0
Interrupt Wake-up from Sleep	PC + 1 <sup>(1)</sup>	1 Ouuu	uu uuuu
RESET Instruction Executed	0000h	u uuuu	uu u0uu
Stack Overflow Reset (STVREN = 1)	0000h	u uuuu	lu uuuu
Stack Underflow Reset (STVREN = 1)	0000h	u uuuu	ul uuuu

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

**Note 1:** When the wake-up is due to an interrupt and Global Enable bit (GIE) is set, the return address is pushed on the stack and PC is loaded with the interrupt vector (0004h) after execution of PC + 1.

2: If a Status bit is not implemented, that bit will be read as '0'.

### 7.11 Power Control (PCON) Register

The Power Control (PCON) register contains flag bits to differentiate between a:

- Power-on Reset (POR)
- Brown-out Reset (BOR)
- Reset Instruction Reset (RI)
- Stack Overflow Reset (STKOVF)
- Stack Underflow Reset (STKUNF)
- MCLR Reset (RMCLR)

The PCON register bits are shown in Register 7-2.

### REGISTER 7-2: PCON: POWER CONTROL REGISTER

R/W/HS-0/q	R/W/HS-0/q	U-0	U-0	R/W/HC-1/q	R/W/HC-1/q	R/W/HC-q/u	R/W/HC-q/u
STKOVF	STKUNF	—	_	RMCLR	RI	POR	BOR
bit 7				· · · · · ·			bit 0

ared by hardwa	are	HS = Bit is set by hardware				
bit	W = Writable bit	U = Unimplemented bit, read as '0'				
anged	x = Bit is unknown	-m/n = Value at POR and BOR/Value at all other Resets				
	'0' = Bit is cleared	q = Value depends on condition				
1 = A Stack	Overflow occurred	or set to '0' by firmware				
bit 6 STKUNF: Stack Underflow Flag bit 1 = A Stack Underflow occurred 0 = A Stack Underflow has not occurred or set to '0' by firmware						
Unimplemer	nted: Read as '0'					
RMCLR: MC	LR Reset Flag bit					
		set to '1' by firmware ' '0' in hardware when a MCLR Reset occurs)				
RI: RESET IN	struction Flag bit					
		xecuted or set to '1' by firmware ted (set to '0' in hardware upon executing a RESET instruction)				
POR: Power-	on Reset Status bit					
<ul> <li>1 = No Power-on Reset occurred</li> <li>0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)</li> </ul>						
bit 0 BOR: Brown-out Reset Status bit						
<ul> <li>1 = No Brown-out Reset occurred</li> <li>0 = A Brown-out Reset occurred (must be set in software after a Power-on Reset or Brown-out Reset occurs)</li> </ul>						
	bit anged STKOVF: Sta 1 = A Stack 0 = A Stack 0 = A Stack 1 = A Stack 0 = A Stack Unimplemer RMCLR: MC 1 = A MCLR 0 = A MCLR 0 = A MCLR RI: RESET In 1 = A RESET POR: Power 1 = No Power 0 = A Power 1 = No Brown 0 = A Brown	anged       x = Bit is unknown         '0' = Bit is cleared         STKOVF: Stack Overflow Flag bit         1 = A Stack Overflow occurred         0 = A Stack Overflow has not occurred         STKUNF: Stack Underflow Flag bit         1 = A Stack Overflow occurred         0 = A Stack Underflow occurred         0 = A Stack Underflow occurred         0 = A Stack Underflow has not occurred         0 = A MCLR Reset Flag bit         1 = A MCLR Reset has not occurred or         0 = A MCLR Reset has occurred (set to         RI: RESET Instruction Flag bit         1 = A RESET instruction has not been e         0 = A RESET instruction has been execut         POR: Power-on Reset Status bit         1 = No Power-on Reset occurred         0 = A Power-on Reset occurred         0 = A Power-on Reset Status bit         1 = No Brown-out Reset occurred         0 = A Brown-out Reset occurred         0 = A Brown-out Reset occurred				

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BORCON	SBOREN		_	_	_			BORRDY	74
PCON	STKOVF	STKUNF	_	_	RMCLR	RI	POR	BOR	78
STATUS	_	_		TO	PD	Z	DC	С	20
WDTCON		—	WDTPS4	WDTPS3	WDTPS2	WDTPS1	WDTPS0	SWDTEN	97

TABLE 7-5: SUMMARY OF REGISTERS ASSOCIATED WITH RESETS

Legend: — = unimplemented bit, reads as '0'. Shaded cells are not used by Resets.

### 8.0 INTERRUPTS

The interrupt feature allows certain events to preempt normal program flow. Firmware is used to determine the source of the interrupt and act accordingly. Some interrupts can be configured to wake the MCU from Sleep mode.


This chapter contains the following information for Interrupts:


- · Operation
- Interrupt Latency
- Interrupts During Sleep
- INT Pin
- · Automatic Context Saving

Many peripherals produce Interrupts. Refer to the corresponding chapters for details.

A block diagram of the interrupt logic is shown in Figure 8-1 and Figure 8-2.

### FIGURE 8-1: INTERRUPT LOGIC





### 8.1 Operation

Interrupts are disabled upon any device Reset. They are enabled by setting the following bits:

- · GIE bit of the INTCON register
- Interrupt Enable bit(s) for the specific interrupt event(s)
- PEIE bit of the INTCON register (if the Interrupt Enable bit of the interrupt event is contained in the PIE1 or PIE2 registers)

The INTCON, PIR1 and PIR2 registers record individual interrupts via interrupt flag bits. Interrupt flag bits will be set, regardless of the status of the GIE, PEIE and individual interrupt enable bits.

The following events happen when an interrupt event occurs while the GIE bit is set:

- · Current prefetched instruction is flushed
- · GIE bit is cleared
- Current Program Counter (PC) is pushed onto the stack
- Critical registers are automatically saved to the shadow registers (See "Section 8.5 "Automatic Context Saving".")
- · PC is loaded with the interrupt vector 0004h

The firmware within the Interrupt Service Routine (ISR) should determine the source of the interrupt by polling the interrupt flag bits. The interrupt flag bits must be cleared before exiting the ISR to avoid repeated interrupts. Because the GIE bit is cleared, any interrupt that occurs while executing the ISR will be recorded through its interrupt flag, but will not cause the processor to redirect to the interrupt vector.

The RETFIE instruction exits the ISR by popping the previous address from the stack, restoring the saved context from the shadow registers and setting the GIE bit.


For additional information on a specific interrupt's operation, refer to its peripheral chapter.

- Note 1: Individual interrupt flag bits are set, regardless of the state of any other enable bits.
  - 2: All interrupts will be ignored while the GIE bit is cleared. Any interrupt occurring while the GIE bit is clear will be serviced when the GIE bit is set again.

### 8.2 Interrupt Latency

Interrupt latency is defined as the time from when the interrupt event occurs to the time code execution at the interrupt vector begins. The latency for synchronous interrupts is three or four instruction cycles. For asynchronous interrupts, the latency is three to five instruction cycles, depending on when the interrupt occurs. See Figure 8-3 and Figure 8.3 for more details.

FIGURE	8-3: I	NTERRUP						
OSC1	01 02 03 Q4	AAAA Q1 Q2 Q3 Q4	∩  Q1 Q2 Q3 Q4	∩ Q1 Q2 Q3 Q4	\\\\\ Q1\Q2\Q3\Q4	[]  Q1 Q2 Q3 Q4	∩  Q1 Q2 Q3 Q4	
CLKOUT			Interru during	pt Sampled Q1				
Interrupt								
GIE								
PC	PC-1	PC	PC	+1	0004h	0005h		
Execute	1 Cycle Inst	ruction at PC	Inst(PC)	NOP	NOP	Inst(0004h)		
Interrupt								
GIE								
PC	PC-1	PC	PC+1/FSR ADDR	New PC/ PC+1	0004h	0005h		
Execute-	2 Cycle Inst	ruction at PC	Inst(PC)	NOP	NOP	Inst(0004h)		
Interrupt								
GIE								
PC	PC-1	PC	FSR ADDR	PC+1	PC+2	0004h	0005h	
Execute	3 Cycle Inst	ruction at PC	INST(PC)	NOP	NOP	NOP	Inst(0004h)	Inst(0005h)
Interrupt								
GIE								
PC	PC-1	PC	FSR ADDR	PC+1	PC	+2	0004h	0005h
Execute	3 Cycle Inst	ruction at PC	INST(PC)	NOP	NOP	NOP	NOP	Inst(0004h)



3: CLKOUT not available in all Oscillator modes.

4: For minimum width of INT pulse, refer to AC specifications in Section 30.0 "Electrical Specifications".

5: INTF is enabled to be set any time during the Q4-Q1 cycles.

### 8.3 Interrupts During Sleep

Some interrupts can be used to wake from Sleep. To wake from Sleep, the peripheral must be able to operate without the system clock. The interrupt source must have the appropriate Interrupt Enable bit(s) set prior to entering Sleep.

On waking from Sleep, if the GIE bit is also set, the processor will branch to the interrupt vector. Otherwise, the processor will continue executing instructions after the SLEEP instruction. The instruction directly after the SLEEP instruction will always be executed before branching to the ISR. Refer to the Section 9.0 "Power-Down Mode (Sleep)" for more details.

### 8.4 INT Pin

The INT pin can be used to generate an asynchronous edge-triggered interrupt. This interrupt is enabled by setting the INTE bit of the INTCON register. The INTEDG bit of the OPTION register determines on which edge the interrupt will occur. When the INTEDG bit is set, the rising edge will cause the interrupt. When the INTEDG bit is clear, the falling edge will cause the interrupt. The INTF bit of the INTCON register will be set when a valid edge appears on the INT pin. If the GIE and INTE bits are also set, the processor will redirect program execution to the interrupt vector.

### 8.5 Automatic Context Saving

Upon entering an interrupt, the return PC address is saved on the stack. Additionally, the following registers are automatically saved in the shadow registers:

- W register
- STATUS register (except for TO and PD)
- BSR register
- FSR registers
- PCLATH register

Upon exiting the Interrupt Service Routine, these registers are automatically restored. Any modifications to these registers during the ISR will be lost. If modifications to any of these registers are desired, the corresponding shadow register should be modified and the value will be restored when exiting the ISR. The shadow registers are available in Bank 31 and are readable and writable. Depending on the user's application, other registers may also need to be saved.

### 8.5.1 INTCON REGISTER

The INTCON register is a readable and writable register, which contains the various enable and flag bits for TMR0 register overflow, interrupt-on-change and external INT pin interrupts.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

### REGISTER 8-1: INTCON: INTERRUPT CONTROL REGISTER

R/W-0/0	R-0/0						
GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF <sup>(1)</sup>
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	GIE: Global Interrupt Enable bit
	<ul><li>1 = Enables all active interrupts</li><li>0 = Disables all interrupts</li></ul>
bit 6	<b>PEIE:</b> Peripheral Interrupt Enable bit 1 = Enables all active peripheral interrupts 0 = Disables all peripheral interrupts
bit 5	<b>TMROIE:</b> Timer0 Overflow Interrupt Enable bit 1 = Enables the Timer0 interrupt 0 = Disables the Timer0 interrupt
bit 4	INTE: INT External Interrupt Enable bit 1 = Enables the INT external interrupt 0 = Disables the INT external interrupt
bit 3	IOCIE: Interrupt-on-Change Enable bit 1 = Enables the interrupt-on-change 0 = Disables the interrupt-on-change
bit 2	TMR0IF: Timer0 Overflow Interrupt Flag bit 1 = TMR0 register has overflowed 0 = TMR0 register did not overflow
bit 1	INTF: INT External Interrupt Flag bit 1 = The INT external interrupt occurred 0 = The INT external interrupt did not occur
bit 0	<ul> <li>IOCIF: Interrupt-on-Change Interrupt Flag bit<sup>(1)</sup></li> <li>1 = When at least one of the interrupt-on-change pins changed state</li> <li>0 = None of the interrupt-on-change pins have changed state</li> </ul>

**Note 1:** The IOCIF Flag bit is read-only and cleared when all the Interrupt-on-Change flags in the IOCAF register have been cleared by software.

### 8.5.2 PIE1 REGISTER

The PIE1 register contains the interrupt enable bits, as shown in Register 8-2.

**Note:** Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

#### REGISTER 8-2: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

| R/W-0/0 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TMR1GIE | ADIE    | RCIE    | TXIE    | SSP1IE  | CCP1IE  | TMR2IE  | TMR1IE  |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:					
R = Readat	ole bit	W = Writable bit	U = Unimplemented bit, read as '0'		
u = Bit is unchanged		x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets		
'1' = Bit is s	et	'0' = Bit is cleared			
bit 7	TMR1GIE:	: Timer1 Gate Interrupt Enab	le bit		
		es the Timer1 Gate Acquisitions the Timer1 Gate Acquisitions the Timer1 Gate Acquisiti			
bit 6	ADIE: A/D	Converter (ADC) Interrupt E	Enable bit		
1 = Enables the ADC interrupt 0 = Disables the ADC interrupt					
bit 5	RCIE: US/	ART Receive Interrupt Enabl	e bit		
		es the USART receive interrunt es the USART receive interrunt to the USART receive interrunt to the transmission of transmission of the transmission of the transmission of the transmission of transmission o	•		
bit 4	TXIE: USA	ART Transmit Interrupt Enabl	le bit		
		es the USART transmit interr es the USART transmit inter	•		
bit 3	SSP1IE: S	Synchronous Serial Port (MS	SP) Interrupt Enable bit		
		es the MSSP interrupt es the MSSP interrupt			
bit 2	CCP1IE: (	CCP1 Interrupt Enable bit			
		es the CCP1 interrupt es the CCP1 interrupt			
bit 1	TMR2IE: 7	MR2 to PR2 Match Interrup	t Enable bit		
		es the Timer2 to PR2 match es the Timer2 to PR2 match			
bit 0	TMR1IE: 7	Timer1 Overflow Interrupt En	able bit		
		es the Timer1 overflow interries the	•		

### 8.5.3 PIE2 REGISTER

The PIE2 register contains the interrupt enable bits, as shown in Register 8-3.

### **Note:** Bit PEIE of the INTCON register must be set to enable any peripheral interrupt.

#### REGISTER 8-3: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0
OSFIE	C2IE <sup>(1)</sup>	C1IE	EEIE	BCLIE	—	—	—
bit 7							bit 0

Legend:			
R = Readable	bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is uncha	anged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set		'0' = Bit is cleared	
bit 7	1 = Enables	ator Fail Interrupt Enable bit the Oscillator Fail interrupt the Oscillator Fail interrupt	
bit 6	1 = Enables	rator C2 Interrupt Enable bit the Comparator C2 interrupt the Comparator C2 interrupt	
bit 5	1 = Enables	rator C1 Interrupt Enable bit the Comparator C1 interrupt the Comparator C1 interrupt	
bit 4	1 = Enables	DM Write Completion Interrup the EEPROM Write Complet the EEPROM Write Complet	ion interrupt
bit 3	1 = Enables	P Bus Collision Interrupt Ena the MSSP Bus Collision Inter the MSSP Bus Collision Inte	rrupt
bit 2-0	Unimplemen	ted: Read as '0'	

Note 1: PIC16(L)F1823 only.

### 8.5.4 PIR1 REGISTER

The PIR1 register contains the interrupt flag bits, as shown in Register 8-4.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

### REGISTER 8-4: PIR1: PERIPHERAL INTERRUPT REQUEST REGISTER 1

R/W-0/0	R/W-0/0	R-0/0	R-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	TMR1GIF: Timer1 Gate Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 6	ADIF: A/D Converter Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 5	RCIF: USART Receive Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 4	TXIF: USART Transmit Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
L:1 0	CODALE Or washing a support of the second state of the second stat
bit 3	SSP1IF: Synchronous Serial Port (MSSP) Interrupt Flag bit
DIT 3	1 = Interrupt is pending
DIT 3	
bit 2	1 = Interrupt is pending
	<ul> <li>1 = Interrupt is pending</li> <li>0 = Interrupt is not pending</li> <li>CCP1IF: CCP1 Interrupt Flag bit</li> <li>1 = Interrupt is pending</li> </ul>
	<ul> <li>1 = Interrupt is pending</li> <li>0 = Interrupt is not pending</li> <li>CCP1IF: CCP1 Interrupt Flag bit</li> </ul>
	<ul> <li>1 = Interrupt is pending</li> <li>0 = Interrupt is not pending</li> <li>CCP1IF: CCP1 Interrupt Flag bit</li> <li>1 = Interrupt is pending</li> </ul>
bit 2	<ul> <li>1 = Interrupt is pending</li> <li>0 = Interrupt is not pending</li> <li>CCP1IF: CCP1 Interrupt Flag bit</li> <li>1 = Interrupt is pending</li> <li>0 = Interrupt is not pending</li> </ul>
bit 2	<ul> <li>1 = Interrupt is pending</li> <li>0 = Interrupt is not pending</li> <li>CCP1IF: CCP1 Interrupt Flag bit</li> <li>1 = Interrupt is pending</li> <li>0 = Interrupt is not pending</li> <li>TMR2IF: Timer2 to PR2 Interrupt Flag bit</li> </ul>
bit 2	<ul> <li>1 = Interrupt is pending</li> <li>0 = Interrupt is not pending</li> <li>CCP1IF: CCP1 Interrupt Flag bit</li> <li>1 = Interrupt is pending</li> <li>0 = Interrupt is not pending</li> <li>TMR2IF: Timer2 to PR2 Interrupt Flag bit</li> <li>1 = Interrupt is pending</li> </ul>
bit 2 bit 1	<ul> <li>1 = Interrupt is pending</li> <li>0 = Interrupt is not pending</li> <li>CCP1IF: CCP1 Interrupt Flag bit</li> <li>1 = Interrupt is pending</li> <li>0 = Interrupt is not pending</li> <li>TMR2IF: Timer2 to PR2 Interrupt Flag bit</li> <li>1 = Interrupt is pending</li> <li>0 = Interrupt is not pending</li> </ul>
bit 2 bit 1	<pre>1 = Interrupt is pending 0 = Interrupt is not pending CCP1IF: CCP1 Interrupt Flag bit 1 = Interrupt is pending 0 = Interrupt is not pending TMR2IF: Timer2 to PR2 Interrupt Flag bit 1 = Interrupt is pending 0 = Interrupt is not pending TMR1IF: Timer1 Overflow Interrupt Flag bit</pre>

### 8.5.5 PIR2 REGISTER

The PIR2 register contains the interrupt flag bits, as shown in Register 8-5.

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

### REGISTER 8-5: PIR2: PERIPHERAL INTERRUPT REQUEST REGISTER 2

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0
OSFIF	C2IF <sup>(1)</sup>	C1IF	EEIF	BCLIF	—	—	—
bit 7							bit 0
Legend:							

3		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	<b>OSFIF:</b> Oscillator Fail Interrupt Flag
	1 = Interrupt is pending 0 = Interrupt is not pending
bit 6	C2IF: Comparator C2 Interrupt Flag <sup>(1)</sup>
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 5	C1IF: Comparator C1 Interrupt Flag
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 4	EEIF: EEPROM Write Completion Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 3	BCLIF: MSSP Bus Collision Interrupt Flag bit
	1 = Interrupt is pending
	0 = Interrupt is not pending
bit 2-0	Unimplemented: Read as '0'
Note 1:	PIC16(L)F1823 only.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	86
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA	PS2	PS1	PS0	164
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	87
PIE2	OSFIE	C2IE <sup>(1)</sup>	C1IE	EEIE	BCL1IE	_	—	—	88
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	89
PIR2	OSFIF	C2IF <sup>(1)</sup>	C1IF	EEIF	BCL1IF	_	_	_	90

### TABLE 8-1: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPTS

Legend: — = unimplemented locations read as '0'. Shaded cells are not used by Interrupts.

Note 1: PIC16(L)F1823 only.

### 9.0 POWER-DOWN MODE (SLEEP)

The Power-Down mode is entered by executing a  $\ensuremath{\mathtt{SLEEP}}$  instruction.

Upon entering Sleep mode, the following conditions exist:

- 1. WDT will be cleared but keeps running, if enabled for operation during Sleep.
- 2. PD bit of the STATUS register is cleared.
- 3. TO bit of the STATUS register is set.
- 4. CPU clock is disabled.
- 5. 31 kHz LFINTOSC is unaffected and peripherals that operate from it may continue operation in Sleep.
- 6. Timer1 oscillator is unaffected and peripherals that operate from it may continue operation in Sleep.
- 7. ADC is unaffected, if the dedicated FRC clock is selected.
- 8. Capacitive Sensing oscillator is unaffected.
- I/O ports maintain the status they had before SLEEP was executed (driving high, low or highimpedance).
- 10. Resets other than WDT are not affected by Sleep mode.

Refer to individual chapters for more details on peripheral operation during Sleep.

To minimize current consumption, the following conditions should be considered:

- · I/O pins should not be floating
- External circuitry sinking current from I/O pins
- · Internal circuitry sourcing current from I/O pins
- Current draw from pins with internal weak pull-ups
- Modules using 31 kHz LFINTOSC
- Modules using Timer1 oscillator

I/O pins that are high-impedance inputs should be pulled to VDD or Vss externally to avoid switching currents caused by floating inputs.

Examples of internal circuitry that might be sourcing current include modules such as the DAC and FVR modules. See Section 17.0 "Digital-to-Analog Converter (DAC) Module" and Section 14.0 "Fixed Voltage Reference (FVR)" for more information on these modules.

### 9.1 Wake-up from Sleep

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on MCLR pin, if enabled
- 2. BOR Reset, if enabled
- 3. POR Reset
- 4. Watchdog Timer, if enabled
- 5. Any external interrupt
- 6. Interrupts by peripherals capable of running during Sleep (see individual peripheral for more information)

The first three events will cause a device Reset. The last three events are considered a continuation of program execution. To determine whether a device Reset or wake-up event occurred, refer to Section 7.10 "Determining the Cause of a Reset".

When the SLEEP instruction is being executed, the next instruction (PC + 1) is prefetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be enabled. Wake-up will occur regardless of the state of the GIE bit. If the GIE bit is disabled, the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is enabled, the device executes the instruction after the SLEEP instruction, the device will call the Interrupt Service Routine. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

The WDT is cleared when the device wakes up from Sleep, regardless of the source of wake-up.

### 9.1.1 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs **before** the execution of a SLEEP instruction
  - SLEEP instruction will execute as a NOP.
  - WDT and WDT prescaler will not be cleared
  - TO bit of the STATUS register will not be set
  - PD bit of the STATUS register will not be cleared.

- If the interrupt occurs **during or after** the execution of a SLEEP instruction
  - SLEEP instruction will be completely executed
  - Device will immediately wake-up from Sleep
  - WDT and WDT prescaler will be cleared
  - TO bit of the STATUS register will be set
  - PD bit of the STATUS register will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

OSC1 <sup>(1)</sup> CLKOUT <sup>(2)</sup>	1	Q1 Q2 Q3  Q4		Tost(3)		Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4 ////////////////////////////////////	Q1 Q2 Q3 Q4 
Interrupt flag	! 	ı I			Interrupt Later	псу(4)	·	i
GIE bit (INTCON reg.	, , ,	' <u>'</u> ''	Processor in Sleep	r 1 1 1	'	<u>.</u>		
Instruction Flow PC	Y PC	X PC + 1	, V₽0	+ 2	PC + 2	X PC + 2	v v v v v v v v v v v v v v v v v v v	0005h
Instruction { Fetched	Inst(PC) = Sleep	1	<u>y PC</u> ''	<u>+ 2</u>	A PC + 2 Inst(PC + 2)	<u>y PC+2</u>	<u> </u>	Inst(0005h)
Instruction [ Executed	Inst(PC - 1)	Sleep	1 1		Inst(PC + 1)	Dummy Cycle	Dummy Cycle	Inst(0004h)
2: 3:	XT, HS or LP Oscil CLKOUT is not ava TOST = 1024 TOSC GIE = 1 assumed.	ailable in XT, HS, o (drawing not to sc	or LP Oscillate ale). This del	ay applie	s only to XT, HS o	r LP Oscillator mo		inue in-line.

#### FIGURE 9-1: WAKE-UP FROM SLEEP THROUGH INTERRUPT

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	86
IOCAF	—	_	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0	125
IOCAN	—	_	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0	125
IOCAP	—	_	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0	125
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	87
PIE2	OSFIE	C2IE <sup>(1)</sup>	C1IE	EEIE	BCL1IE	—	_	—	88
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	89
PIR2	OSFIF	C2IF <sup>(1)</sup>	C1IF	EEIF	BCL1IF	—	_	—	90
STATUS	—	_	—	TO	PD	Z	DC	С	20
WDTCON	—	—	WDTPS4	WDTPS3	WDTPS2	WDTPS1	WDTPS0	SWDTEN	97

### TABLE 9-1: SUMMARY OF REGISTERS ASSOCIATED WITH POWER-DOWN MODE

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used in Power-Down mode.

Note 1: PIC16(L)F1823 only.


### **10.0 WATCHDOG TIMER**

The Watchdog Timer is a system timer that generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The Watchdog Timer is typically used to recover the system from unexpected events.

The WDT has the following features:

- · Independent clock source
- Multiple operating modes
  - WDT is always on
  - WDT is off when in Sleep
  - WDT is controlled by software
  - WDT is always off
- Configurable time-out period is from 1 ms to 256 seconds (typical)
- Multiple Reset conditions
- Operation during Sleep

### FIGURE 10-1: WATCHDOG TIMER BLOCK DIAGRAM



### 10.1 Independent Clock Source

The WDT derives its time base from the 31 kHz LFINTOSC internal oscillator.

### 10.2 WDT Operating Modes

The Watchdog Timer module has four operating modes controlled by the WDTE<1:0> bits in Configuration Word 1. See Table 10-1.

10.2.1 WDT IS ALWAYS ON

When the WDTE bits of Configuration Word 1 are set to '11', the WDT is always on.

WDT protection is active during Sleep.

10.2.2 WDT IS OFF IN SLEEP

When the WDTE bits of Configuration Word 1 are set to '10', the WDT is on, except in Sleep.

WDT protection is not active during Sleep.

10.2.3 WDT CONTROLLED BY SOFTWARE

When the WDTE bits of Configuration Word 1 are set to '01', the WDT is controlled by the SWDTEN bit of the WDTCON register.

WDT protection is unchanged by Sleep. See Table 10-1 for more details.

WDTE Config bits	SWDTEN	Device Mode	WDT Mode
WDT_ON (11)	Х	Х	Active
WDT_NSLEEP (10)	Х	Awake	Active
WDT_NSLEEP (10)	Х	Sleep	Disabled
WDT_SWDTEN (01)	1	Х	Active
WDT_SWDTEN (01)	0	Х	Disabled
WDT_OFF (00)	Х	Х	Disabled

TABLE 10-1: WDT OPERATING MODES

### 10.3 Time-Out Period

The WDTPS bits of the WDTCON register set the time-out period from 1 ms to 256 seconds. After a Reset, the default time-out period is two seconds.

### 10.4 Clearing the WDT

The WDT is cleared when any of the following conditions occur:

- · Any Reset
- CLRWDT instruction is executed
- · Device enters Sleep
- · Device wakes up from Sleep
- · Oscillator fail event
- WDT is disabled
- OST is running

See Table 10-2 for more information.

### 10.5 Operation During Sleep

When the device enters Sleep, the WDT is cleared. If the WDT is enabled during Sleep, the WDT resumes counting.

When the device exits Sleep, the WDT is cleared again. The WDT remains clear until the OST, if enabled, completes. See Section 5.0 "Oscillator Module (With Fail-Safe Clock Monitor)" for more information on the OST.

When a WDT time-out occurs while the device is in Sleep, no Reset is generated. Instead, the device wakes up and resumes operation. The TO and PD bits in the STATUS register are changed to indicate the event. See **Section 3.0 "Memory Organization"** and The STATUS register (Register 3-1) for more information.

#### TABLE 10-2: WDT CLEARING CONDITIONS

Conditions	WDT	
WDTE<1:0> = 00		
WDTE<1:0> = 01 and SWDTEN = 0		
WDTE<1:0> = 10 and enter Sleep	Cleared	
CLRWDT Command	Cleared	
Oscillator Fail Detected		
Exit Sleep + System Clock = T1OSC, EXTRC, INTOSC, EXTCLK		
Exit Sleep + System Clock = XT, HS, LP	Cleared until the end of OST	
Change INTOSC divider (IRCF bits)	Unaffected	

REGISTER 10-1:	WDTCON: WATCHDOG TIMER CONTROL REGISTER

U-0	U-0	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1	R/W-1/1	R/W-0/0		
_	_			WDTPS<4:0	>		SWDTEN		
bit 7							bit		
Legend:									
R = Readabl		W = Writable		•	mented bit, read				
u = Bit is unc	0	x = Bit is unkr	nown	-m/n = Value	at POR and BO	OR/Value at all	other Resets		
'1' = Bit is set		'0' = Bit is cle	ared						
bit 7-6 Unimplemented: Read as '0'		0'							
bit 5-1	-	:0>: Watchdog Ti		elect bits					
		Prescale Rate							
		1:32 (Interval 1 m	s tvp)						
		1:64 (Interval 2 m							
	00010 = 1	1:128 (Interval 4 r	ns typ)						
		1:256 (Interval 8 r							
		1:512 (Interval 16							
		1:1024 (Interval 3 1:2048 (Interval 6							
		1:4096 (Interval 0							
		1:8192 (Interval 2							
	01001 = 1	1:16384 (Interval	512 ms typ)						
		:32768 (Interval							
	01011 = 1	65536 (Interval 2s typ) (Reset value)							
	01100 = 1	131072 (2 <sup>17</sup> ) (Interval 4s typ) 262144 (2 <sup>18</sup> ) (Interval 8s typ)							
		1:524288 (2 <sup>19</sup> ) (Ir							
	01111 = 1	1:1048576 (2 <sup>20</sup> ) (	Interval 32s ty	(q)					
	10000 = 1	1:2097152 (2 <sup>21</sup> ) (	Interval 64s ty	/p)					
	10001 = 1	I:4194304 (2 <sup>22</sup> ) (	Interval 128s	typ)					
	10010 = 1	1:8388608 (2 <sup>23</sup> ) (	Interval 256s	typ)					
	10011 <b>= F</b>	Reserved. Result	s in minimum	interval (1:32)					
	•								
	•								
	11111 = F	Reserved. Result	s in minimum	interval (1:32)					
bit 0		Software Enable/			bit				
	If WDTE<1			5					
	This bit is ig	gnored.							
	If WDTE<1								
	1 = WDT is								
	$\cap = WDT$ is								
	If WDTE<1	s turned off $= 1$							

### 11.0 DATA EEPROM AND FLASH PROGRAM MEMORY CONTROL

The data EEPROM and Flash program memory are readable and writable during normal operation (full VDD range). These memories are not directly mapped in the register file space. Instead, they are indirectly addressed through the Special Function Registers (SFRs). There are six SFRs used to access these memories:

- EECON1
- EECON2
- EEDATL
- EEDATH
- EEADRL
- EEADRH

When interfacing the data memory block, EEDATL holds the 8-bit data for read/write, and EEADRL holds the address of the EEDATL location being accessed. These devices have 256 bytes of data EEPROM with an address range from 0h to 0FFh.

When accessing the program memory block, the EEDATH:EEDATL register pair forms a 2-byte word that holds the 14-bit data for read/write, and the EEADRL and EEADRH registers form a 2-byte word that holds the 15-bit address of the program memory location being read.

The EEPROM data memory allows byte read and write. An EEPROM byte write automatically erases the location and writes the new data (erase before write).

The write time is controlled by an on-chip timer. The write/erase voltages are generated by an on-chip charge pump rated to operate over the voltage range of the device for byte or word operations.

Depending on the setting of the Flash Program Memory Self Write Enable bits WRT<1:0> of the Configuration Word 2, the device may or may not be able to write certain blocks of the program memory. However, reads from the program memory are always allowed.

When the device is code-protected, the device programmer can no longer access data or program memory. When code-protected, the CPU may continue to read and write the data EEPROM memory and Flash program memory.

### 11.1 EEADRL and EEADRH Registers

The EEADRH:EEADRL register pair can address up to a maximum of 256 bytes of data EEPROM or up to a maximum of 32K words of program memory.

When selecting a program address value, the MSB of the address is written to the EEADRH register and the LSB is written to the EEADRL register. When selecting a EEPROM address value, only the LSB of the address is written to the EEADRL register.

### 11.1.1 EECON1 AND EECON2 REGISTERS

EECON1 is the control register for EE memory accesses.

Control bit EEPGD determines if the access will be a program or data memory access. When clear, any subsequent operations will operate on the EEPROM memory. When set, any subsequent operations will operate on the program memory. On Reset, EEPROM is selected by default.

Control bits RD and WR initiate read and write, respectively. These bits cannot be cleared, only set, in software. They are cleared in hardware at completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental, premature termination of a write operation.

The WREN bit, when set, will allow a write operation to occur. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a Reset during normal operation. In these situations, following Reset, the user can check the WRERR bit and execute the appropriate error handling routine.

Interrupt flag bit EEIF of the PIR2 register is set when write is complete. It must be cleared in the software.

Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the data EEPROM write sequence. To enable writes, a specific pattern must be written to EECON2.

### 11.2 Using the Data EEPROM

The data EEPROM is a high-endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). When variables in one section change frequently, while variables in another section do not change, it is possible to exceed the total number of write cycles to the EEPROM without exceeding the total number of write cycles to a single byte. Refer to **Section 30.0 "Electrical Specifications"**. If this is the case, then a refresh of the array must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in Flash program memory.

#### 11.2.1 READING THE DATA EEPROM MEMORY

To read a data memory location, the user must write the address to the EEADRL register, clear the EEPGD and CFGS control bits of the EECON1 register, and then set control bit RD. The data is available at the very next cycle, in the EEDATL register; therefore, it can be read in the next instruction. EEDATL will hold this value until another read or until it is written to by the user (during a write operation).

EXAMPLE 11-1: DATA EEPROM READ

BANKSEL	EEADRL		i
MOVLW	DATA_EE	_ADDR	i
MOVWF	EEADRL		;Data Memory
			;Address to read
BCF	EECON1,	CFGS	;Deselect Config space
BCF	EECON1,	EEPGI	Point to DATA memory
BSF	EECON1,	RD	;EE Read
MOVF	EEDATL,	W	;W = EEDATL

Note: Data EEPROM can be read regardless of the setting of the CPD bit.

### 11.2.2 WRITING TO THE DATA EEPROM MEMORY

To write an EEPROM data location, the user must first write the address to the EEADRL register and the data to the EEDATL register. Then the user must follow a specific sequence to initiate the write for each byte.

The write will not initiate if the above sequence is not followed exactly (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. Interrupts should be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable write. This mechanism prevents accidental writes to data EEPROM due to errant (unexpected) code execution (i.e., lost programs). The user should keep the WREN bit clear at all times, except when updating EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated, clearing the WREN bit will not affect this write cycle. The WR bit will be inhibited from being set unless the WREN bit is set.

At the completion of the write cycle, the WR bit is cleared in hardware and the EE Write Complete Interrupt Flag bit (EEIF) is set. The user can either enable this interrupt or poll this bit. EEIF must be cleared by software.

#### 11.2.3 PROTECTION AGAINST SPURIOUS WRITE

There are conditions when the user may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built-in. On power-up, WREN is cleared. Also, the Power-up Timer (64 ms duration) prevents EEPROM write.

The write initiate sequence and the WREN bit together help prevent an accidental write during:

- Brown-out
- Power Glitch
- Software Malfunction

### 11.2.4 DATA EEPROM OPERATION DURING CODE-PROTECT

Data memory can be code-protected by programming the CPD bit in the Configuration Word 1 (Register 5-1) to '0'.

When the data memory is code-protected, only the CPU is able to read and write data to the data EEPROM. It is recommended to code-protect the program memory when code-protecting data memory. This prevents anyone from replacing your program with a program that will access the contents of the data EEPROM.

### EXAMPLE 11-2: DATA EEPROM WRITE

	MOVWF MOVLW MOVWF	DATA_EE_ADDR EEADRL DATA_EE_DATA EEDATL EECON1, CFGS	;Data Memory Address to write ; ;Data Memory Value to write ;Deselect Configuration space ;Point to DATA memory
Required Sequence	MOVLW MOVWF BSF BSF BCF	EECON2 OAAh EECON2 EECON1, WR INTCON, GIE	; ;Write 55h ; ;Write AAh ;Set WR bit to begin write ;Enable Interrupts ;Disable writes



	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4
Flash ADDR	 {	PC + 1	EEADRH,EEADRL	PC + 3	PC + 4	PC + 5
Flash Data		STR (PC) INST	R (PC + 1) EEDA		R (PC + 3) INST	R (PC + 4)
	INSTR(PC - 1) executed here	BSF EECON1,RD executed here	INSTR(PC + 1) executed here	Forced NOP executed here	INSTR(PC + 3) executed here	INSTR(PC + 4) executed here
RD bit	 	 	/		 	
EEDATH EEDATL Register	 			Χ		
EERHLT	   	   			    	

### 11.3 Flash Program Memory Overview

It is important to understand the Flash program memory structure for erase and programming operations. Flash Program memory is arranged in rows. A row consists of a fixed number of 14-bit program memory words. A row is the minimum block size that can be erased by user software.

Flash program memory may only be written or erased if the destination address is in a segment of memory that is not write-protected, as defined in bits WRT<1:0> of Configuration Word 2.

After a row has been erased, the user can reprogram all or a portion of this row. Data to be written into the program memory row is written to 14-bit wide data write latches. These write latches are not directly accessible to the user, but may be loaded via sequential writes to the EEDATH:EEDATL register pair.

Note:	If the user wants to modify only a portion
	of a previously programmed row, then the
	contents of the entire row must be read
	and saved in RAM prior to the erase.

The number of data write latches may not be equivalent to the number of row locations. During programming, user software may need to fill the set of write latches and initiate a programming operation multiple times in order to fully reprogram an erased row. For example, a device with a row size of 32 words and eight write latches will need to load the write latches with data and initiate a programming operation four times.

The size of a program memory row and the number of program memory write latches may vary by device. See Table 11-1 for details.

### TABLE 11-1:FLASH MEMORYORGANIZATION BY DEVICE

Device	Erase Block (Row) Size/ Boundary	Number of Write Latches/ Boundary		
PIC12(L)F1822	16 words,	16 words,		
PIC16(L)F1823	EEADRL<3:0>	EEADRL<3:0>		
	= 0000	= 0000		

### 11.3.1 READING THE FLASH PROGRAM MEMORY

To read a program memory location, the user must:

- 1. Write the Least and Most Significant address bits to the EEADRH:EEADRL register pair.
- 2. Clear the CFGS bit of the EECON1 register.
- 3. Set the EEPGD control bit of the EECON1 register.
- 4. Then, set control bit RD of the EECON1 register.

Once the read control bit is set, the program memory Flash controller will use the second instruction cycle to read the data. This causes the second instruction immediately following the "BSF EECON1, RD" instruction to be ignored. The data is available in the very next cycle, in the EEDATH:EEDATL register pair; therefore, it can be read as two bytes in the following instructions.

EEDATH:EEDATL register pair will hold this value until another read or until it is written to by the user.

- Note 1: The two instructions following a program memory read are required to be NOPS. This prevents the user from executing a two-cycle instruction on the next instruction after the RD bit is set.
  - 2: Flash program memory can be read regardless of the setting of the CP bit.

### EXAMPLE 11-3: FLASH PROGRAM MEMORY READ

```
* This code block will read 1 word of program
* memory at the memory address:
   PROG_ADDR_HI : PROG_ADDR_LO
   data will be returned in the variables;
*
   PROG_DATA_HI, PROG_DATA_LO
   MOVLW PROG_ADDR_LO ;
MOVWF EEADRL ; Select Bank for EEPROM registers
MOVWF EEADRL ; Store LSB of address
MOVLW PROG_ADDR_HI ;
MOVWL EEADRH
           EECON1,CFGS ; Do not select Configuration Space
EECON1,EEPGD ; Select Program Memory
   BCF
   BSF
              INTCON,GIE ; Disable interrupts
   BCF
                                 ; Initiate read
; Executed (Figure 11-1)
   BSF
              EECON1,RD
   NOP
                                 ; Ignored (Figure 11-1)
   NOP
            INTCON,GIE
   BSF
                                 ; Restore interrupts
   MOVF
           EEDATL,W
                                 ; Get LSB of word
   MOVWF PROG_DATA_LO ; Store in user location
              EEDATH,W ; Get MSB of word
PROG_DATA_HI ; Store in user location
   MOVE
   MOVWF
```

### 11.3.2 ERASING FLASH PROGRAM MEMORY

While executing code, program memory can only be erased by rows. To erase a row:

- 1. Load the EEADRH:EEADRL register pair with the address of new row to be erased.
- 2. Clear the CFGS bit of the EECON1 register.
- 3. Set the EEPGD, FREE, and WREN bits of the EECON1 register.
- 4. Write 55h, then AAh, to EECON2 (Flash programming unlock sequence).
- 5. Set control bit WR of the EECON1 register to begin the erase operation.
- 6. Poll the WR bit in the EECON1 register to determine when the row erase has completed.

#### See Example 11-4.

After the "BSF EECON1, WR" instruction, the processor requires two cycles to set up the erase operation. The user must place two NOP instructions after the WR bit is set. The processor will halt internal operations for the typical 2 ms erase time. This is not Sleep mode as the clocks and peripherals will continue to run. After the erase cycle, the processor will resume operation with the third instruction after the EECON1 write instruction.

### 11.3.3 WRITING TO FLASH PROGRAM MEMORY

Program memory is programmed using the following steps:

- 1. Load the starting address of the word(s) to be programmed.
- 2. Load the write latches with data.
- 3. Initiate a programming operation.
- 4. Repeat steps 1 through 3 until all data is written.

Before writing to program memory, the word(s) to be written must be erased or previously unwritten. Program memory can only be erased one row at a time. No automatic erase occurs upon the initiation of the write.

Program memory can be written one or more words at a time. The maximum number of words written at one time is equal to the number of write latches. See Figure 11-2 (block writes to program memory with 16 write latches) for more details. The write latches are aligned to the address boundary defined by EEADRL as shown in Table 11-1. Write operations do not cross these boundaries. At the completion of a program memory write operation, the write latches are reset to contain 0x3FFF. The following steps should be completed to load the write latches and program a block of program memory. These steps are divided into two parts. First, all write latches are loaded with data except for the last program memory location. Then, the last write latch is loaded and the programming sequence is initiated. A special unlock sequence is required to load a write latch with data or initiate a Flash programming operation. This unlock sequence should not be interrupted.

- 1. Set the EEPGD and WREN bits of the EECON1 register.
- 2. Clear the CFGS bit of the EECON1 register.
- Set the LWLO bit of the EECON1 register. When the LWLO bit of the EECON1 register is '1', the write sequence will only load the write latches and will not initiate the write to Flash program memory.
- 4. Load the EEADRH:EEADRL register pair with the address of the location to be written.
- 5. Load the EEDATH:EEDATL register pair with the program memory data to be written.
- Write 55h, then AAh, to EECON2, then set the WR bit of the EECON1 register (Flash programming unlock sequence). The write latch is now loaded.
- 7. Increment the EEADRH:EEADRL register pair to point to the next location.
- 8. Repeat steps 5 through 7 until all but the last write latch has been loaded.
- Clear the LWLO bit of the EECON1 register. When the LWLO bit of the EECON1 register is '0', the write sequence will initiate the write to Flash program memory.
- 10. Load the EEDATH:EEDATL register pair with the program memory data to be written.
- 11. Write 55h, then AAh, to EECON2, then set the WR bit of the EECON1 register (Flash programming unlock sequence). The entire latch block is now written to Flash program memory.


It is not necessary to load the entire write latch block with user program data. However, the entire write latch block will be written to program memory.

An example of the complete write sequence for eight words is shown in Example 11-5. The initial address is loaded into the EEADRH:EEADRL register pair; the eight words of data are loaded using indirect addressing.

After the "BSF EECON1, WR" instruction, the processor requires two cycles to set up the write operation. The user must place two NOP instructions after the WR bit is set. The processor will halt internal operations for the typical 2 ms, only during the cycle in which the write takes place (i.e., the last word of the block write). This is not Sleep mode as the clocks and peripherals will

continue to run. The processor does not stall when LWLO = 1, loading the write latches. After the write cycle, the processor will resume operation with the third instruction after the EECON1 write instruction.





EXAM	PLE 11-4:	ERASING ON	E ROW OF PROGRAM MEMORY
; This	s row erase	routine assumes	the following:
; 1. A	A valid addr	ess within the	erase block is loaded in ADDRH:ADDRL
; 2. Æ	ADDRH and AD	DRL are located	in shared data memory 0x70 - 0x7F
	BCF BANKSEL MOVF MOVWF MOVF BSF BCF	INTCON, GIE EEADRL ADDRL,W EEADRL ADDRH,W EEADRH EECON1,EEPGD EECON1,CFGS	<pre>; Load lower 8 bits of erase address boundary ; Load upper 6 bits of erase address boundary ; Point to program memory</pre>
	BSF	EECON1, FREE	; Specify an erase operation
	BSF	EECON1,WREN	; Enable writes
Required	MOVLW MOVWF MOVLW MOVWF BSF NOP NOP	55h EECON2 0AAh EECON2 EECON1,WR	<pre>; Start of required sequence to initiate erase ; Write 55h ; ; Write AAh ; Set WR bit to begin erase ; Any instructions here are ignored as processor ; halts to begin erase sequence ; Processor will stop here and wait for erase complete. ; after erase processor continues with 3rd instruction</pre>
	BCF BSF	EECON1,WREN INTCON,GIE	; Disable writes ; Enable interrupts

### EXAMPLE 11-5: WRITING TO FLASH PROGRAM MEMORY

-										
; Thi	s write rout	tine assumes the f	following:							
; 1.	The 16 bytes	s of data are load	led, starting at the address in DATA_ADDR							
; 2.	; 2. Each word of data to be written is made up of two adjacent bytes in DATA_ADDR,									
;										
; 3.	; 3. A valid starting address (the least significant bits = 000) is loaded in ADDRH:ADDRL									
; 4.	; 4. ADDRH and ADDRL are located in shared data memory 0x70 - 0x7F									
;										
	BCF	INTCON, GIE	; Disable ints so required sequences will execute properly							
	BANKSEL	EEADRH	; Bank 3							
	MOVF	ADDRH,W	; Load initial address							
	MOVWF	EEADRH	;							
	MOVF	ADDRL,W	;							
	MOVWF	EEADRL	i							
	MOVLW	LOW DATA_ADDR	; Load initial data address							
	MOVWF	FSROL	;							
	MOVLW	HIGH DATA_ADDR	; Load initial data address							
	MOVWF	FSROH	i							
	BSF	EECON1,EEPGD	; Point to program memory							
	BCF	EECON1,CFGS	; Not configuration space							
	BSF	EECON1, WREN	; Enable writes							
	BSF	EECON1,LWLO	; Only Load Write Latches							
LOOP										
	MOVIW	FSR0++	; Load first data byte into lower							
	MOVWF	EEDATL	;							
	MOVIW	FSR0++	; Load second data byte into upper							
	MOVWF	EEDATH	i							
	MOVF	EEADRL,W	; Check if lower bits of address are '000'							
	XORLW	0x07	; Check if we're on the last of 8 addresses							
	ANDLW	0x07	;							
	BTFSC	STATUS, Z	; Exit if last of eight words,							
	GOTO	START_WRITE	;							
	_									
	MOVLW	55h	; Start of required write sequence:							
	MOVWF	EECON2	; Write 55h							
g g	B WOVLM	0AAh	;							
Required	MOVWF	EECON2	; Write AAh							
edi	BSF	EECON1,WR	; Set WR bit to begin write							
œ 3	NOP NOP		; Any instructions here are ignored as processor							
	NOD		; halts to begin write sequence							
	NOP		; Processor will stop here and wait for write to complete.							
<u> </u>	_		: After write processor continues with 3rd instruction							
			; After write processor continues with 3rd instruction.							
	TNOF		; Still loading latches Increment address							
	INCF GOTO	EEADRL , F LOOP	; Write next latches							
	0010	1001	, ALLOS MORE INCOMED							
START	_WRITE									
~	BCF	EECON1,LWLO	; No more loading latches - Actually start Flash program							
	201	2200112,21120	<pre>/ no more reading recence record reading regram / memory write</pre>							
	_									
	MOVLW	55h	; Start of required write sequence:							
	MOVWF	EECON2	; Write 55h							
γq		0AAh	;							
lire	MOVWF	EECON2	; Write AAh							
Required	BSF	EECON1,WR	; Set WR bit to begin write							
Å, Å	NOP		; Any instructions here are ignored as processor							
			; halts to begin write sequence							
	NOP		; Processor will stop here and wait for write complete.							
Ĺ	_									
			; after write processor continues with 3rd instruction							
	BCF	EECON1,WREN	; Disable writes							
	BSF	INTCON, GIE	; Enable interrupts							

### 11.4 Modifying Flash Program Memory

When modifying existing data in a program memory row, and data within that row must be preserved, it must first be read and saved in a RAM image. Program memory is modified using the following steps:

- 1. Load the starting address of the row to be modified.
- 2. Read the existing data from the row into a RAM image.
- 3. Modify the RAM image to contain the new data to be written into program memory.
- 4. Load the starting address of the row to be rewritten.
- 5. Erase the program memory row.
- 6. Load the write latches with data from the RAM image.
- 7. Initiate a programming operation.
- 8. Repeat steps 6 and 7 as many times as required to reprogram the erased row.

### 11.5 User ID, Device ID and Configuration Word Access

Instead of accessing program memory or EEPROM data memory, the User ID's, Device ID/Revision ID and Configuration Words can be accessed when CFGS = 1 in the EECON1 register. This is the region that would be pointed to by PC<15> = 1, but not all addresses are accessible. Different access may exist for reads and writes. Refer to Table 11-2.

When read access is initiated on an address outside the parameters listed in Table 11-2, the EEDATH:EEDATL register pair is cleared.

Address	Function	Read Access	Write Access
8000h-8003h	User IDs	Yes	Yes
8006h	Device ID/Revision ID	Yes	No
8007h-8008h	Configuration Words 1 and 2	Yes	No

### TABLE 11-2: USER ID, DEVICE ID AND CONFIGURATION WORD ACCESS (CFGS = 1)

### EXAMPLE 11-3: CONFIGURATION WORD AND DEVICE ID ACCESS

* ]	This code block will read 1 word of program memory at the memory address:								
*	PROG_ADD	PROG_ADDR_LO (must be 00h-08h) data will be returned in the variables;							
*	PROG_DAT	PROG_DATA_HI, PROG_DATA_LO							
	BANKSEL	EEADRL	; Select correct Bank						
	MOVLW	PROG_ADDR_LO	;						
	MOVWF	EEADRL	; Store LSB of address						
	CLRF	EEADRH	; Clear MSB of address						
	BSF	EECON1,CFGS	; Select Configuration Space						
	BCF	INTCON,GIE	; Disable interrupts						
	BSF	EECON1,RD	; Initiate read						
	NOP		; Executed (See Figure 11-1)						
	NOP		; Ignored (See Figure 11-1)						
	BSF	INTCON,GIE	; Restore interrupts						
	MOVF	EEDATL,W	; Get LSB of word						
	MOVWF	PROG_DATA_LO	; Store in user location						
	MOVF	EEDATH,W	; Get MSB of word						
	MOVWF	PROG_DATA_HI	; Store in user location						
		_							

### 11.6 Write Verify

Depending on the application, good programming practice may dictate that the value written to the data EEPROM or program memory should be verified (see Example 11-6) to the desired value to be written. Example 11-6 shows how to verify a write to EEPROM.

### EXAMPLE 11-6: EEPROM WRITE VERIFY

BANKSEI	L EEDATL		;
MOVF	EEDATL, W	I	;EEDATL not changed
			;from previous write
BSF	EECON1, R	D	;YES, Read the
			;value written
XORWF	EEDATL, W	ſ	;
BTFSS	STATUS, Z		;Is data the same
GOTO	WRITE_ERR	-	;No, handle error
:			;Yes, continue

#### REGISTER 11-1: EEDATL: EEPROM DATA REGISTER

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			EEDA	T<7:0>			
bit 7							bit (
Legend:							
R = Readable bit		W = Writable bit		U = Unimpleme	nted bit, read as '0	,	
u = Bit is unchanged		x = Bit is unknown		-n/n = Value at F	OR and BOR/Valu	ue at all other Rese	ts
'1' = Bit is set		'0' = Bit is cleared					

bit 7-0

'1' = Bit is set

EEDAT<7:0>: Read/write value for EEPROM data byte or Least Significant bits of program memory

#### REGISTER 11-2: EEDATH: EEPROM DATA HIGH BYTE REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
—	—			EEDA	T<13:8>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	Unimplemented: Read as '0'
DIL 7-0	Unimplementeu. Reau as 0

bit 5-0 EEDAT<13:8>: Read/write value for Most Significant bits of program memory

#### REGISTER 11-3: EEADRL: EEPROM ADDRESS REGISTER

'0' = Bit is cleared

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
			EEAD	R<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimpleme	nted bit, read as '0	3	
u = Bit is unchange	ed	x = Bit is unknow	'n	-n/n = Value at F	POR and BOR/Valu	ue at all other Rese	ets

bit 7-0 EEADR<7:0>: Specifies the Least Significant bits for program memory address or EEPROM address

#### **REGISTER 11-4: EEADRH: EEPROM ADDRESS HIGH BYTE REGISTER**

U-1	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
(1)				EEADR<14:8>			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimplemer	nted bit, read as '0	3	
u = Bit is unchange	ed	x = Bit is unknowr	ı	-n/n = Value at F	OR and BOR/Valu	ue at all other Res	ets
'1' = Bit is set		'0' = Bit is cleared					

bit 7 Unimplemented: Read as '1'

bit 6-0 **EEADR<14:8**>: Specifies the Most Significant bits for program memory address or EEPROM address

Note 1: Unimplemented, read as '1'.

R/W-0/0	R/W-0/0	R/W-0/0	R/W/HC-0/0	R/W-x/q	R/W-0/0	R/S/HC-0/0	R/S/HC-0/0	
EEPGD	CFGS	LWLO	FREE	WRERR	WREN	WR	RD	
bit 7							bit 0	
Legend:								
R = Readable		W = Writable		•	mented bit, read			
S = Bit can or	•	x = Bit is unk				R/Value at all o	ther Resets	
'1' = Bit is set		'0' = Bit is cle	ared	HC = Bit is cl	eared by hardw	vare		
bit 7	EEPGD: Flas	sh Program/Da	ta EEPROM M	emory Select	bit			
		s program spa s data EEPRO		ory				
bit 6	CFGS: Flash	Program/Data	EEPROM or 0	Configuration S	Select bit			
		s Configuration			•			
		s Flash Progra		ROM Memory	/			
bit 5		Write Latches	•					
					<u>EPGD = 1 (prog</u>			
		next WR com ated.	mand does no	ot initiate a w	rite; only the p	program memor	ry latches are	
			nand writes a v	alue from EEI	DATH:EEDATL	into program m	emorv latches	
					program memo		- <b>,</b>	
	If CEGS = 0 a	and EEPGD =	0: (Accessing (	data EEPROM	1)			
					e to the data El	EPROM.		
bit 4	FREE: Progra	am Flash Eras	e Enable bit					
	<u> If CFGS = 1 (</u>	<u>(Configuration space)</u> <b>OR</b> <u>CFGS = 0</u> and EEPGD = 1 (program Flash):						
		Performs an erase operation on the next WR command (cleared by hardware after comple-						
		of erase). orms a write o	poration on the	novt W/P.com	mand			
		onns a write of			inanu.			
		and CFGS =						
	-			will initiate bot	h a erase cycle	and a write cyo	cle.	
bit 3		PROM Error Fl	0					
		n indicates an cally on any se				mpt or termina	tion (dit is set	
		gram or erase of						
bit 2	WREN: Prog	ram/Erase Ena	ıble bit					
	1 = Allows p	rogram/erase o	cycles					
	0 = Inhibits p	programming/e	rasing of progra	am Flash and	data EEPROM			
bit 1	WR: Write Co							
					/erase operation		mploto	
		bit can only be				operation is co	inpiete.	
		-			OM is complete	e and inactive.		
bit 0	RD: Read Co	ontrol bit						
						one cycle. RD	is cleared in	
		e. The RD bit c						
	0 = Does not	t initiate a prog	ram Flash or d	ατά ΕΕΡΚΟΜ	data read.			

### REGISTER 11-5: EECON1: EEPROM CONTROL 1 REGISTER

#### REGISTER 11-6: EECON2: EEPROM CONTROL 2 REGISTER

W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0
			EEPROM Co	ontrol Register 2			
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
S = Bit can only	/ be set	x = Bit is unkr	nown	-n/n = Value a	at POR and BO	R/Value at all c	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7-0 Data EEPROM Unlock Pattern bits

To unlock writes, a 55h must be written first, followed by an AAh, before setting the WR bit of the EECON1 register. The value written to this register is used to unlock the writes. There are specific timing requirements on these writes. Refer to **Section 11.2.2** "Writing to the Data EEPROM Memory" for more information.

#### TABLE 11-3: SUMMARY OF REGISTERS ASSOCIATED WITH DATA EEPROM

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
EECON1	EEPGD	CFGS	LWLO	FREE	WRERR	WREN	WR	RD	110
EECON2		EE	PROM Con	trol Registe	r 2 (not a ph	ysical regist	ter)		111*
EEADRL		EEADRL<7:0>						109	
EEADRH	(2)		EEADRH<6:0>						109
EEDATL				EEDAT	[L<7:0>				109
EEDATH	_	_			EEDAT	H<5:0>			109
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	86
PIE2	OSFIE	C2IE <sup>(1)</sup>	C1IE	EEIE	BCL1IE	—	—	—	88
PIR2	OSFIF	C2IF <sup>(1)</sup>	C1IF	EEIF	BCL1IF	—	_	_	90

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Data EEPROM module. \* Page provides register information.

Note 1: PIC16(L)F1823 only.

2: Unimplemented. Read as '1'.

## 12.0 I/O PORTS

Depending on the device selected and peripherals enabled, there are up to two ports available. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Each port has three standard registers for its operation. These registers are:

- TRISx registers (data direction)
- PORTx registers (reads the levels on the pins of the device)
- LATx registers (output latch)

Some ports may have one or more of the following additional registers. These registers are:

- ANSELx (analog select)
- WPUx (weak pull-up)
- INLVLx (input level control)

## TABLE 12-1:PORT AVAILABILITY PER<br/>DEVICE


Device	PORTA	PORTC
PIC12(L)F1822	•	
PIC16(L)F1823	•	•

The Data Latch (LATx registers) is useful for read-modify-write operations on the value that the I/O pins are driving.

A write operation to the LATx register has the same affect as a write to the corresponding PORTx register. A read of the LATx register reads of the values held in the I/O PORT latches, while a read of the PORTx register reads the actual I/O pin value.

Ports with analog functions also have an ANSELx register which can disable the digital input and save power. A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 12-1.

#### FIGURE 12-1: GENERIC I/O PORT OPERATION



### 12.1 Alternate Pin Function

The Alternate Pin Function Control (APFCON) registers are used to steer specific peripheral input and output functions between different pins. The APFCON registers are shown in Register 12-1. For this device family, the following functions can be moved between different pins.

- RX/DT
- TX/CK
- SDO
- SS (Slave Select)
- T1G
- P1B
- CCP1/P1A

These bits have no effect on the values of any TRIS register. PORT and TRIS overrides will be routed to the correct pin. The unselected pin will be unaffected.

### REGISTER 12-1: APFCON: ALTERNATE PIN FUNCTION CONTROL REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
RXDTSEL	SDOSEL	SSSEL	_	T1GSEL	TXCKSEL	P1BSEL <sup>(1)</sup>	CCP1SEL <sup>(1)</sup>
bit 7		II					bit (
Legend:							
R = Readable b		W = Writable bit			ented bit, read as		
u = Bit is uncha	nged	x = Bit is unknow		-n/n = Value at	POR and BOR/V	alue at all other	Resets
'1' = Bit is set		'0' = Bit is cleare	ed				
bit 7	0 = RX/DT fu 1 = RX/DT fu <u>For 14-Pin Dev</u> 0 = RX/DT fu	Selection bit ses (PIC12(L)F18 nction is on RA1 nction is on RA5 ices (PIC16(L)F1 nction is on RC5 nction is on RA1					
bit 6	SDOSEL: Pin S           For 8-Pin Devic           0 =         SDO fund           1 =         SDO fund           For 14-Pin Devic         0           0 =         SDO fund						
bit 5	$0 = \frac{SS}{SS}$ functi 1 = SS functi	es (PIC12(L)F18 on is on RA3 on is on RA0 ices (PIC16(L)F1 on is on RC3					
bit 4	Unimplemente	d: Read as '0'					
bit 3		election bit tion is on RA4 tion is on RA3					
bit 2	0 = TX/CK fu 1 = TX/CK fu <u>For 14-Pin Dev</u> 0 = TX/CK fu	Selection bit <u>ces (PIC12(L)F18</u> nction is on RA0 nction is on RA4 <u>ices (PIC16(L)F1</u> nction is on RC4 nction is on RA0					
bit 1	0 = P1B func 1 = P1B func <u>For 14-Pin Dev</u>	election bit <sup>(1)</sup> es (PIC12(L)F18 tion is on RA0 tion is on RA4 ices (PIC16(L)F1 always on RC4					
bit 0	0 = CCP1/P1 1 = CCP1/P1 For 14-Pin Dev	Selection bit <sup>(1)</sup> xes (PIC12(L)F18 A function is on F A function is on F ices (PIC16(L)F1 ction is always on	RA2 RA5 <u>823):</u>				

Note 1: PIC12(L)F1822 only.

### 12.2 PORTA Registers

PORTA is a 6-bit wide, bidirectional port. The corresponding data direction register is TRISA (Register 12-3). Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., disable the output driver). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., enables output driver and puts the contents of the output latch on the selected pin). The exception is RA3, which is input only and its TRIS bit will always read as '1'. Example 12-1 shows how to initialize PORTA.

Reading the PORTA register (Register 12-2) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATA).

The TRISA register (Register 12-3) controls the PORTA pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISA register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

#### 12.2.1 ANSELA REGISTER

The ANSELA register (Register 12-5) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELA bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELA bits has no affect on digital output functions. A pin with TRIS clear and ANSEL set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

Note: The ANSELA register must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.

#### EXAMPLE 12-1: INITIALIZING PORTA

BANKSEL	PORTA	i
CLRF	PORTA	;Init PORTA
BANKSEL	LATA	;Data Latch
CLRF	LATA	;
BANKSEL	ANSELA	;
CLRF	ANSELA	;digital I/O
BANKSEL	TRISA	;
MOVLW	B'00111000'	;Set RA<5:3> as inputs
MOVWF	TRISA	;and set RA<2:0> as
		;outputs

#### 12.2.2 PORTA FUNCTIONS AND OUTPUT PRIORITIES

Each PORTA pin is multiplexed with other functions. The pins, their combined functions and their output priorities are briefly described here. For additional information, refer to the appropriate section in this data sheet.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the lowest number in the following lists.

Analog input functions, such as ADC, comparator and CapSense inputs, are not shown in the priority lists. These inputs are active when the I/O pin is set for Analog mode using the ANSELx registers. Digital output functions may control the pin when it is in Analog mode with the priority shown below.

<u>RA0</u>

- 1. ICSPDAT
- 2. ICDDAT
- 3. DACOUT (DAC)
- 4. MDOUT (PIC12(L)F1822 only)
- 5. TX/CK (EUSART)
- 6. SDO (PIC12(L)F1822 only)
- 7. P1B (PIC12(L)F1822 only)

#### <u>RA1</u>

- 1. ICSPCLK
- 2. ICDCLK
- 3. SCL (PIC12(L)F1822 only)
- 4. RX/DT (EUSART)
- 5. SCK (PIC12(L)F1822 only)

#### <u>RA2</u>

- 1. SRQ
- 2. C1OUT (Comparator)
- 3. SDA (PIC12(L)F1822 only)
- 4. CCP1/P1A (PIC12(L)F1822 only)

#### <u>RA3</u>

No output priorities. Input only pin.

#### <u>RA4</u>

- 1. OSC2
- 2. CLKOUT
- 3. T1OSO (Timer1 Oscillator)
- 4. CLKR
- 5. TX/CK (PIC12(L)F1822 only)
- 6. SDO
- 7. P1B (PIC12(L)F1822 only)

#### <u>RA5</u>

1. OSC1

- 2. T1OSI (Timer1 Oscillator)
- 3. SRNQ (PIC12(L)F1822 only)
- 4. RX/DT (PIC12(L)F1822 only)
- 5. CCP1/P1A (PIC12(L)F1822 only)

U-0	U-0	R/W-x/x	R/W-x/x	R-x/x	R/W-x/x	R/W-x/x	R/W-x/x	
—	_	RA5	RA4	RA3	RA2	RA1	RA0	
bit 7						•	bit 0	
Legend:								
R = Readable b	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
u = Bit is unchanged x = Bit is unknown			nown	-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set		'0' = Bit is cle	ared					

#### REGISTER 12-2: PORTA: PORTA REGISTER

bit 7-6	Unimplemented: Read as '0
---------	---------------------------

bit 5-0	RA<5:0>: PORTA I/O Value bits <sup>(1)</sup>
	1 = Port pin is <u>&gt;</u> Vін
	0 <b>= Port pin is <u>&lt;</u> V</b> IL

**Note 1:** Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return of actual I/O pin values.

#### REGISTER 12-3: TRISA: PORTA TRI-STATE REGISTER

U-0	U-0	R/W-1/1	R/W-1/1	R-1/1	R/W-1/1	R/W-1/1	R/W-1/1
_	—	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	Unimplemented: Read as '0
bit 5-4	<b>TRISA&lt;5:4&gt;:</b> PORTA Tri-State Control bits 1 = PORTA pin configured as an input (tri-stated) 0 = PORTA pin configured as an output
bit 3	<b>TRISA3:</b> RA3 Port Tri-State Control bit This bit is always '1' as RA3 is an input only
bit 2-0	<b>TRISA&lt;2:0&gt;:</b> PORTA Tri-State Control bits 1 = PORTA pin configured as an input (tri-stated) 0 = PORTA pin configured as an output

U-0	U-0	R/W-x/u	R/W-x/u	U-0	R/W-x/u	R/W-x/u	R/W-x/u
—	_	LATA5	LATA4	—	LATA2	LATA1	LATA0
bit 7					•		bit 0
Legend:							
R = Readable I	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'						
u = Bit is unchanged x = Bit is unknown			-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set '0' = Bit is cleared							

## REGISTER 12-4: LATA: PORTA DATA LATCH REGISTER

bit 7-6	Unimplemented: Read as '0
bit 5-4	LATA<5:4>: RA<5:4> Output Latch Value bits <sup>(1)</sup>
bit 3	Unimplemented: Read as '0

bit 2-0 LATA<2:0>: RA<2:0> Output Latch Value bits<sup>(1)</sup>

#### REGISTER 12-5: ANSELA: PORTA ANALOG SELECT REGISTER

U-0	U-0	U-0	R/W-1/1	U-0	R/W-1/1	R/W-1/1	R/W-1/1
—	—	—	ANSA4	—	ANSA2	ANSA1	ANSA0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-5	Unimplemented: Read as '0'
bit 4	<ul> <li>ANSA4: Analog Select between Analog or Digital Function on pins RA4, respectively</li> <li>0 = Digital I/O. Pin is assigned to port or digital special function.</li> <li>1 = Analog input. Pin is assigned as analog input<sup>(1)</sup>. Digital input buffer disabled.</li> </ul>
bit 3	Unimplemented: Read as '0'
bit 2-0	<ul> <li>ANSA&lt;2:0&gt;: Analog Select between Analog or Digital Function on pins RA&lt;2:0&gt;, respectively</li> <li>0 = Digital I/O. Pin is assigned to port or digital special function.</li> <li>1 = Analog input. Pin is assigned as analog input<sup>(1)</sup>. Digital input buffer disabled.</li> </ul>
Note 1:	When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to

**Note 1:** When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

**Note 1:** Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register is return of actual I/O pin values.

U-0	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
—	—	WPUA5	WPUA4	WPUA3	WPUA2	WPUA1	WPUA0
bit 7 b						bit 0	
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
u = Bit is unchanged x = Bit is unknown			-n/n = Value at POR and BOR/Value at all other Resets				

#### REGISTER 12-6: WPUA: WEAK PULL-UP PORTA REGISTER

'0' = Bit is cleared

bit 7-6 Unimplemented: Read as '0'

'1' = Bit is set

WPUA<5:0>: Weak Pull-up Register bits<sup>(1, 2)</sup> bit 5-0 1 = Pull-up enabled 0 = Pull-up disabled

Note 1: Global WPUEN bit of the OPTION register must be cleared for individual pull-ups to be enabled.

The weak pull-up device is automatically disabled if the pin is in configured as an output. 2:

TABLE 12-2:	-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA						A

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	—	—	—	ANSA4	—	ANSA2	ANSA1	ANSA0	118
APFCON	RXDTSEL	SDOSEL	SSSEL	_	T1GSEL	TXCKSEL	P1BSEL <sup>(1)</sup>	CCP1SEL <sup>(1)</sup>	114
LATA	—	_	LATA5	LATA4	_	LATA2	LATA1	LATA0	118
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>		164
PORTA	—	_	RA5	RA4	RA3	RA2	RA1	RA0	117
TRISA	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	117
WPUA	—	_	WPUA5	WPUA4	WPUA3	WPUA2	WPUA1	WPUA0	119

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA. PIC12F1822 only. Note 1:

**TABLE 12-3**: SUMMARY OF CONFIGURATION WORD WITH PORTA

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8	_	_	FCMEN	IESO	CLKOUTEN	BOREI	N<1:0>	CPD	10
CONFIG1	7:0	CP	MCLRE	PWRTE	WDTE<1:0>		WDTE<1:0> FOSC<2:0>			46

- = unimplemented location, read as '0'. Shaded cells are not used by PORTA. Legend:

## 12.3 PORTC Registers (PIC16(L)F1823 only)

PORTC is a 6-bit wide, bidirectional port. The corresponding data direction register is TRISC (Register 12-8). Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., enable the output driver and put the contents of the output latch on the selected pin). Example 12-2 shows how to initialize PORTC.

Reading the PORTC register (Register 12-7) reads the status of the pins, whereas writing to it will write to the PORT latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the PORT data latch (LATC).

The TRISC register (Register 12-8) controls the PORTC pin output drivers, even when they are being used as analog inputs. The user should ensure the bits in the TRISC register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

### 12.3.1 ANSELC REGISTER

The ANSELC register (Register 12-10) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELC bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELC bits has no affect on digital output functions. A pin with TRIS clear and ANSELC set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

Note: The ANSELC register must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.

## EXAMPLE 12-2: INITIALIZING PORTC

BANKSEL	PORTC	;
CLRF	PORTC	;Init PORTC
BANKSEL	LATC	;Data Latch
CLRF	LATC	;
BANKSEL	ANSELC	
CLRF	ANSELC	;Make RC<5:0> digital
BANKSEL	TRISB	;
MOVLW	B'00110000	';Set RC<5:4> as inputs
		;and RC<3:0> as outputs
MOVWF	TRISC	;

#### 12.3.2 PORTC FUNCTIONS AND OUTPUT PRIORITIES

Each PORTC pin is multiplexed with other functions. The pins, their combined functions and their output priorities are briefly described here. For additional information, refer to the appropriate section in this data sheet.

When multiple outputs are enabled, the actual pin control goes to the peripheral with the lowest number in the following lists.

Analog input and some digital input functions are not included in the list below. These input functions can remain active when the pin is configured as an output. Certain digital input functions override other port functions and are included in the priority list.

<u>RC0</u>

- 1. SCL (MSSP)
- 2. SCK (MSSP)

<u>RC1</u>

1. SDA (MSSP)

<u>RC2</u>

1. SDO (MSSP)

2. P1D

<u>RC3</u>

1. P1C

RC4

- 1. MDOUT
- 2. SRNQ
- 3. C2OUT
- 4. TX/CK
- 5. P1B

<u>RC5</u>

- 1. RX/DT
- 2. CCP1/P1A

#### REGISTER 12-7: PORTC: PORTC REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
—	—	RC5	RC4	RC3	RC2	RC1	RC0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
u = Bit is unchanged x = Bit is unknow		nown	-n/n = Value a	at POR and BO	R/Value at all o	ther Resets	
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7-6	Unimplemented: Read as '0'
bit 5-0	RC<5:0>: PORTC General Purpose I/O Pin bits
	1 = Port pin is <u>&gt;</u> Vн
	0 = Port pin is <u>&lt;</u> VIL

#### REGISTER 12-8: TRISC: PORTC TRI-STATE REGISTER

U-0	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
—	—	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	<b>Unimplemented:</b> Read as '0'	

bit 5-0 **TRISC<5:0>:** PORTC Tri-State Control bits 1 = PORTC pin configured as an input (tri-stated) 0 = PORTC pin configured as an output

#### REGISTER 12-9: LATC: PORTC DATA LATCH REGISTER

U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
—	—	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	Unimplemented: Read as '0'
---------	----------------------------

bit 5-0 LATC<5:0>: PORTC Output Latch Value bits<sup>(1)</sup>

**Note 1:** Writes to PORTC are actually written to corresponding LATC register. Reads from PORTC register is return of actual I/O pin values.

U-0	U-0	U-0	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	
—	—	—	_	ANSC3	ANSC2	ANSC1	ANSC0	
bit 7							bit 0	
Legend:								
R = Readable I	bit	W = Writable bit		U = Unimplemented bit, read as '0'				
u = Bit is uncha	= Bit is unchanged x = Bit is unknown		nown	-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set		'0' = Bit is clea	ared					

#### REGISTER 12-10: ANSELC: PORTC ANALOG SELECT REGISTER

bit 7-4 Unimplemented: Read as '0'

bit 3-0
 ANSC<3:0>: Analog Select between Analog or Digital Function on pins RC<3:0>, respectively
 0 = Digital I/O. Pin is assigned to port or digital special function.
 1 = Analog input. Pin is assigned as analog input<sup>(1)</sup>. Digital input buffer disabled.

**Note 1:** When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

#### REGISTER 12-11: WPUC: WEAK PULL-UP PORTC REGISTER

U-0	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1
—	—	WPUC5	WPUC4	WPUC3	WPUC2	WPUC1	WPUC0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 Unimplemented: Read as '0'

bit 5-0 WPUC<5:0>: Weak Pull-up Register bits<sup>(1, 2)</sup> 1 = Pull-up enabled 0 = Pull-up disabled

**Note 1:** Global WPUEN bit of the OPTION register must be cleared for individual pull-ups to be enabled.

2: The weak pull-up device is automatically disabled if the pin is in configured as an output.

## TABLE 12-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC<sup>(1)</sup>

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELC	-		—	-	ANSC3	ANSC2	ANSC1	ANSC0	122
LATC	_	_	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	121
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>		164
PORTC	_	_	RC5	RC4	RC3	RC2	RC1	RC0	121
TRISC	_	_	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	121
WPUC			WPUC5	WPUC4	WPUC3	WPUC2	WPUC1	WPUC0	122

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTC.

Note 1: PIC16(L)F1823 only.

## 13.0 INTERRUPT-ON-CHANGE

The PORTA pins can be configured to operate as Interrupt-On-Change (IOC) pins. An interrupt can be generated by detecting a signal that has either a rising edge or a falling edge. Any individual PORTA pin, or combination of PORTA pins, can be configured to generate an interrupt. The interrupt-on-change module has the following features:

- Interrupt-on-Change enable (Master Switch)
- Individual pin configuration
- · Rising and falling edge detection
- Individual pin interrupt flags

Figure 13-1 is a block diagram of the IOC module.

### 13.1 Enabling the Module

To allow individual PORTA pins to generate an interrupt, the IOCIE bit of the INTCON register must be set. If the IOCIE bit is disabled, the edge detection on the pin will still occur, but an interrupt will not be generated.

#### 13.2 Individual Pin Configuration

For each PORTA pin, a rising edge detector and a falling edge detector are present. To enable a pin to detect a rising edge, the associated IOCAPx bit of the IOCAP register is set. To enable a pin to detect a falling edge, the associated IOCANx bit of the IOCAN register is set.

A pin can be configured to detect rising and falling edges simultaneously by setting both the IOCAPx bit and the IOCANx bit of the IOCAP and IOCAN registers, respectively.

#### 13.3 Interrupt Flags

The IOCAFx bits located in the IOCAF register are status flags that correspond to the Interrupt-on-change pins of PORTA. If an expected edge is detected on an appropriately enabled pin, then the status flag for that pin will be set, and an interrupt will be generated if the IOCIE bit is set. The IOCIF bit of the INTCON register reflects the status of all IOCAFx bits.

## 13.4 Clearing Interrupt Flags

The individual status flags, (IOCAFx bits), can be cleared by resetting them to zero. If another edge is detected during this clearing operation, the associated status flag will be set at the end of the sequence, regardless of the value actually being written.

In order to ensure that no detected edge is lost while clearing flags, only AND operations masking out known changed bits should be performed. The following sequence is an example of what should be performed.


#### EXAMPLE 13-1: CLEARING INTERRUPT FLAGS (PORTA EXAMPLE)

MOVLW 0xff XORWF IOCAF, W ANDWF IOCAF, F

## 13.5 Operation in Sleep

The interrupt-on-change interrupt sequence will wake the device from Sleep mode, if the IOCIE bit is set.

If an edge is detected while in Sleep mode, the IOCAF register will be updated prior to the first instruction executed out of Sleep.



#### FIGURE 13-1: INTERRUPT-ON-CHANGE BLOCK DIAGRAM

#### REGISTER 13-1: IOCAP: INTERRUPT-ON-CHANGE PORTA POSITIVE EDGE REGISTER

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6	Unimplemented: Read as '0'
---------	----------------------------

bit 5-0

bit 5-0

bit 5-0

IOCAP<5:0>: Interrupt-on-Change PORTA Positive Edge Enable bits

- 1 = Interrupt-on-Change enabled on the pin for a positive going edge. Associated Status bit and interrupt flag will be set upon detecting an edge.
- 0 = Interrupt-on-Change disabled for the associated pin.

#### REGISTER 13-2: IOCAN: INTERRUPT-ON-CHANGE PORTA NEGATIVE EDGE REGISTER

U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 Unimplemented: Read as '0'

IOCAN<5:0>: Interrupt-on-Change PORTA Negative Edge Enable bits

- 1 = Interrupt-on-Change enabled on the pin for a negative going edge. Associated Status bit and interrupt flag will be set upon detecting an edge.
- 0 = Interrupt-on-Change disabled for the associated pin.

## REGISTER 13-3: IOCAF: INTERRUPT-ON-CHANGE PORTA FLAG REGISTER

U-0	U-0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0	R/W/HS-0/0
—	—	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0
bit 7 bit 0							

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	HS - Bit is set in hardware

- IOCAF<5:0>: Interrupt-on-Change PORTA Flag bits
  - 1 = An enabled change was detected on the associated pin.
    - Set when IOCAPx = 1 and a rising edge was detected on RAx, or when IOCANx = 1 and a falling edge was detected on RAx.
    - 0 = No change was detected, or the user cleared the detected change.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA		_		ANSA4		ANSA2	ANSA1	ANSA0	118
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	86
IOCAF	_	_	IOCAF5	IOCAF4	IOCAF3	IOCAF2	IOCAF1	IOCAF0	125
IOCAN	—	_	IOCAN5	IOCAN4	IOCAN3	IOCAN2	IOCAN1	IOCAN0	125
IOCAP	—	—	IOCAP5	IOCAP4	IOCAP3	IOCAP2	IOCAP1	IOCAP0	125
TRISA			TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	117

#### TABLE 13-1: SUMMARY OF REGISTERS ASSOCIATED WITH INTERRUPT-ON-CHANGE

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by interrupt-on-change.

## 14.0 FIXED VOLTAGE REFERENCE (FVR)

The Fixed Voltage Reference, or FVR, is a stable voltage reference, independent of VDD, with 1.024V, 2.048V or 4.096V selectable output levels. The output of the FVR can be configured to supply a reference voltage to the following:

- · ADC input channel
- · ADC positive reference
- Comparator positive input
- Digital-to-Analog Converter (DAC)
- Capacitive Sensing (CPS) module

The FVR can be enabled by setting the FVREN bit of the FVRCON register.

#### 14.1 Independent Gain Amplifiers


The output of the FVR supplied to the ADC, Comparators, DAC and CPS module is routed through two independent programmable gain amplifiers. Each amplifier can be configured to amplify the reference voltage by 1x, 2x or 4x, to produce the three possible voltage levels.

The ADFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to the ADC module. Reference **Section 16.0** "**Analog-to-Digital Converter** (**ADC**) **Module**" for additional information.

The CDAFVR<1:0> bits of the FVRCON register are used to enable and configure the gain amplifier settings for the reference supplied to Comparators, DAC and CPS module. Reference Section 17.0 "Digital-to-Analog Converter (DAC) Module", Section 19.0 "Comparator Module" and Section 27.0 "Capacitive Sensing (CPS) Module" for additional information.

### 14.2 FVR Stabilization Period

When the Fixed Voltage Reference module is enabled, it requires time for the reference and amplifier circuits to stabilize. Once the circuits stabilize and are ready for use, the FVRRDY bit of the FVRCON register will be set. See **Section 30.0** "**Electrical Specifications**" for the minimum delay requirement.



R/W-0/0	R-q/q	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
FVREN	FVRRDY <sup>(1)</sup>	TSEN	TSRNG	CDAF	/R<1:0>	ADFVI	R<1:0>	
bit 7							bit C	
Legend:								
R = Readable		W = Writable			nented bit, read			
u = Bit is unc	0	x = Bit is unkr			at POR and BO		ther Resets	
'1' = Bit is set		'0' = Bit is cle	ared	q = Value dep	pends on condit	ion		
bit 7	0 = Fixed Vo	d Voltage Refe Itage Referenc Itage Referenc	e is disabled	bit				
bit 6	<ul> <li>FVRRDY: Fixed Voltage Reference Ready Flag bit<sup>(1)</sup></li> <li>0 = Fixed Voltage Reference output is not ready or not enabled</li> <li>1 = Fixed Voltage Reference output is ready for use</li> </ul>							
bit 5	0 = Tempera	erature Indicato ture Indicator is ture Indicator is	s disabled					
bit 4	0 = VOUT = V	perature Indica /DD - 2VT (Low /DD - 4VT (High	Range)	election bit				
bit 3-2	00 = Compar 01 = Compar 10 = Compar	<b>CDAFVR&lt;1:0&gt;:</b> Comparator and DAC Fixed Voltage Reference Selection bits 00 = Comparator, DAC and CPS module Fixed Voltage Reference Peripheral output is off 01 = Comparator, DAC and CPS module Fixed Voltage Reference Peripheral output is 1x (1.024V) 10 = Comparator, DAC and CPS module Fixed Voltage Reference Peripheral output is 2x (2.048V) <sup>(2)</sup> 11 = Comparator, DAC and CPS module Fixed Voltage Reference Peripheral output is 4x (4.096V) <sup>(2)</sup>						
bit 1-0	ADFVR<1:0>: ADC Fixed Voltage Reference Selection bits 00 = ADC Fixed Voltage Reference Peripheral output is off 01 = ADC Fixed Voltage Reference Peripheral output is 1x (1.024V) 10 = ADC Fixed Voltage Reference Peripheral output is 2x (2.048V) <sup>(2)</sup> 11 = ADC Fixed Voltage Reference Peripheral output is 4x (4.096V) <sup>(2)</sup>							
Note 1: F\	RRDY is always	s '1' on PIC12F	- 1822/16F182	23 only.				

#### REGISTER 14-1: FVRCON: FIXED VOLTAGE REFERENCE CONTROL REGISTER

2: Fixed Voltage Reference output cannot exceed VDD.

#### TABLE 14-1: SUMMARY OF REGISTERS ASSOCIATED WITH THE FIXED VOLTAGE REFERENCE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFVR1	CDAFVR0	ADFVR1	ADFVR0	128

Legend: Shaded cells are unused by the Fixed Voltage Reference module.

## 15.0 TEMPERATURE INDICATOR MODULE

This family of devices is equipped with a temperature circuit designed to measure the operating temperature of the silicon die. The circuit's range of operating temperature falls between of  $-40^{\circ}$ C and  $+85^{\circ}$ C. The output is a voltage that is proportional to the device temperature. The output of the temperature indicator is internally connected to the device ADC.

The circuit may be used as a temperature threshold detector or a more accurate temperature indicator, depending on the level of calibration performed. A one-point calibration allows the circuit to indicate a temperature closely surrounding that point. A two-point calibration allows the circuit to sense the entire range of temperature more accurately. Reference Application Note AN1333, "Use and Calibration of the Internal Temperature Indicator" (DS01333) for more details regarding the calibration process.

## 15.1 Circuit Operation

Figure 15-1 shows a simplified block diagram of the temperature circuit. The proportional voltage output is achieved by measuring the forward voltage drop across multiple silicon junctions.

Equation 15-1 describes the output characteristics of the temperature indicator.

## EQUATION 15-1: VOUT RANGES

High Range: VOUT = VDD - 4VT

Low Range: VOUT = VDD - 2VT

The temperature sense circuit is integrated with the Fixed Voltage Reference (FVR) module. See **Section 14.0 "Fixed Voltage Reference (FVR)"** for more information.


The circuit is enabled by setting the TSEN bit of the FVRCON register. When disabled, the circuit draws no current.

The circuit operates in either high or low range. The high range, selected by setting the TSRNG bit of the FVRCON register, provides a wider output voltage. This provides more resolution over the temperature range, but may be less consistent from part to part. This range requires a higher bias voltage to operate and thus, a higher VDD is needed.

The low range is selected by clearing the TSRNG bit of the FVRCON register. The low range generates a lower voltage drop and thus, a lower bias voltage is needed to operate the circuit. The low range is provided for low voltage operation.

#### FIGURE 15-1: T

#### TEMPERATURE CIRCUIT DIAGRAM



## 15.2 Minimum Operating VDD vs. Minimum Sensing Temperature

When the temperature circuit is operated in low range, the device may be operated at any operating voltage that is within specifications.

When the temperature circuit is operated in high range, the device operating voltage, VDD, must be high enough to ensure that the temperature circuit is correctly biased.

Table 15-1 shows the recommended minimum VDD vs.range setting.

#### TABLE 15-1: RECOMMENDED VDD VS. RANGE

Min. VDD, TSRNG = 1	Min. VDD, TSRNG = 0
3.6V	1.8V

## 15.3 Temperature Output

The output of the circuit is measured using the internal analog to digital converter. A channel is reserved for the temperature circuit output. Refer to **Section 16.0 "Analog-to-Digital Converter (ADC) Module"** for detailed information.

## 15.3.1 ADC ACQUISITION TIME

To ensure accurate temperature measurements, the user must wait at least 200 usec after the ADC input multiplexer is connected to the temperature indicator output before the conversion is performed. In addition, the user must wait 200 usec between sequential conversions of the temperature indicator output.

<sup>© 2010-2015</sup> Microchip Technology Inc.


## 16.0 ANALOG-TO-DIGITAL CONVERTER (ADC) MODULE

The Analog-to-Digital Converter (ADC) allows conversion of an analog input signal to a 10-bit binary representation of that signal. This device uses analog inputs, which are multiplexed into a single sample and hold circuit. The output of the sample and hold is connected to the input of the converter. The converter generates a 10-bit binary result via successive approximation and stores the conversion result into the ADC result registers (ADRESH:ADRESL register pair). Figure 16-1 shows the block diagram of the ADC.

The ADC voltage reference is software selectable to be either internally generated or externally supplied.



The ADC can generate an interrupt upon completion of a conversion. This interrupt can be used to wake-up the device from Sleep.



## **16.1 ADC Configuration**

When configuring and using the ADC the following functions must be considered:

- Port configuration
- · Channel selection
- ADC voltage reference selection
- ADC conversion clock source
- Interrupt control
- Result formatting

#### 16.1.1 PORT CONFIGURATION

The ADC can be used to convert both analog and digital signals. When converting analog signals, the I/O pin should be configured for analog by setting the associated TRIS and ANSEL bits. Refer to **Section 12.0 "I/O Ports"** for more information.

Note:	Analog voltages on any pin that is defined
	as a digital input may cause the input buf-
	fer to conduct excess current.

#### 16.1.2 CHANNEL SELECTION

There are up to 11 channel selections available:

- AN<3:0> pins (PIC12(L)F1822 only)
- AN<7:0> pins (PIC16(L)F1823 only)
- Temperature Indicator
- DAC\_output
- FVR Buffer1 Output

Refer to Section 17.0 "Digital-to-Analog Converter (DAC) Module", Section 14.0 "Fixed Voltage Reference (FVR)" and Section 15.0 "Temperature Indicator Module" for more information on these channel selections.

The CHS bits of the ADCON0 register determine which channel is connected to the sample and hold circuit.

When changing channels, a delay is required before starting the next conversion. Refer to **Section 16.2 "ADC Operation"** for more information.

#### 16.1.3 ADC VOLTAGE REFERENCE

The ADPREF bits of the ADCON1 register provides control of the positive voltage reference. The positive voltage reference can be:

- VREF+ pin
- VDD
- FVR 2.048V
- FVR 4.096V (Not available on LF devices)

See Section 14.0 "Fixed Voltage Reference (FVR)" for more details on the Fixed Voltage Reference.

#### 16.1.4 CONVERSION CLOCK

The source of the conversion clock is software selectable via the ADCS bits of the ADCON1 register. There are seven possible clock options:

- Fosc/2
- Fosc/4
- Fosc/8
- Fosc/16
- Fosc/32
- Fosc/64
- · FRC (dedicated internal oscillator)

The time to complete one bit conversion is defined as TAD. One full 10-bit conversion requires 11.5 TAD periods as shown in Figure 16-2.

For correct conversion, the appropriate TAD specification must be met. Refer to the A/D conversion requirements in **Section 30.0 "Electrical Specifications"** for more information. Table 16-1 gives examples of appropriate ADC clock selections.

**Note:** Unless using the FRC, any changes in the system clock frequency will change the ADC clock frequency, which may adversely affect the ADC result.

### TABLE 16-1: ADC CLOCK PERIOD (TAD) Vs. DEVICE OPERATING FREQUENCIES


ADC Clock P	eriod (TAD)	Device Frequency (Fosc)						
ADC Clock Source	ADCS<2:0>	32 MHz	20 MHz	16 MHz	8 MHz	4 MHz	1 MHz	
Fosc/2	000	62.5ns <sup>(2)</sup>	100 ns <sup>(2)</sup>	125 ns <sup>(2)</sup>	250 ns <sup>(2)</sup>	500 ns <sup>(2)</sup>	2.0 μs	
Fosc/4	100	125 ns <sup>(2)</sup>	200 ns <sup>(2)</sup>	250 ns <sup>(2)</sup>	500 ns <sup>(2)</sup>	1.0 μs	4.0 μs	
Fosc/8	001	0.5 μs <sup>(2)</sup>	400 ns <sup>(2)</sup>	0.5 μs <sup>(2)</sup>	1.0 μs	2.0 μs	8.0 μs <sup>(3)</sup>	
Fosc/16	101	800 ns	800 ns	1.0 μs	2.0 μs	4.0 μs	16.0 μs <sup>(3)</sup>	
Fosc/32	010	1.0 μs	1.6 μs	2.0 μs	4.0 μs	8.0 μs <sup>(3)</sup>	32.0 μs <sup>(3)</sup>	
Fosc/64	110	2.0 μs	3.2 μs	4.0 μs	8.0 μs <sup>(3)</sup>	16.0 μs <sup>(3)</sup>	64.0 μs <sup>(3)</sup>	
Frc	x11	1.0-6.0 μs <sup>(1,4)</sup>						

Legend: Shaded cells are outside of recommended range.

- Note 1: The FRC source has a typical TAD time of 1.6  $\mu s$  for VDD.
  - **2:** These values violate the minimum required TAD time.
  - 3: For faster conversion times, the selection of another clock source is recommended.

4: The ADC clock period (TAD) and total ADC conversion time can be minimized when the ADC clock is derived from the system clock FOSC. However, the FRC clock source must be used when conversions are to be performed with the device in Sleep mode.

#### FIGURE 16-2: ANALOG-TO-DIGITAL CONVERSION TAD CYCLES



#### 16.1.5 INTERRUPTS

The ADC module allows for the ability to generate an interrupt upon completion of an Analog-to-Digital conversion. The ADC Interrupt Flag is the ADIF bit in the PIR1 register. The ADC Interrupt Enable is the ADIE bit in the PIE1 register. The ADIF bit must be cleared in software.

Note 1:	The ADIF bit is set at the completion of
	every conversion, regardless of whether
	or not the ADC interrupt is enabled.

2: The ADC operates during Sleep only when the FRC oscillator is selected.


This interrupt can be generated while the device is operating or while in Sleep. If the device is in Sleep, the interrupt will wake-up the device. Upon waking from Sleep, the next instruction following the SLEEP instruction is always executed. If the user is attempting to wake-up from Sleep and resume in-line code execution, the GIE and PEIE bits of the INTCON register must be disabled. If the GIE and PEIE bits of the INTCON register are enabled, execution will switch to the Interrupt Service Routine.

#### 16.1.6 RESULT FORMATTING

The 10-bit A/D conversion result can be supplied in two formats, left justified or right justified. The ADFM bit of the ADCON1 register controls the output format.

Figure 16-3 shows the two output formats.

### FIGURE 16-3: 10-BIT A/D CONVERSION RESULT FORMAT



## 16.2 ADC Operation

#### 16.2.1 STARTING A CONVERSION

To enable the ADC module, the ADON bit of the ADCON0 register must be set to a '1'. Setting the GO/ DONE bit of the ADCON0 register to a '1' will start the Analog-to-Digital conversion.

Note:	The GO/DONE bit should not be set in the								
	same instruction that turns on the ADC.								
	Refer to Section 16.2.6 "A/D Conver-								
	sion Procedure".								

#### 16.2.2 COMPLETION OF A CONVERSION

When the conversion is complete, the ADC module will:

- Clear the GO/DONE bit
- · Set the ADIF Interrupt Flag bit
- Update the ADRESH and ADRESL registers with new conversion result

#### 16.2.3 TERMINATING A CONVERSION

If a conversion must be terminated before completion, the GO/DONE bit can be cleared in software. The ADRESH and ADRESL registers will be updated with the partially complete Analog-to-Digital conversion sample. Incomplete bits will match the last bit converted.

Note: A device Reset forces all registers to their Reset state. Thus, the ADC module is turned off and any pending conversion is terminated.

### 16.2.4 ADC OPERATION DURING SLEEP

The ADC module can operate during Sleep. This requires the ADC clock source to be set to the FRC option. When the FRC clock source is selected, the ADC waits one additional instruction before starting the conversion. This allows the SLEEP instruction to be executed, which can reduce system noise during the conversion. If the ADC interrupt is enabled, the device will wake-up from Sleep when the conversion completes. If the ADC interrupt is disabled, the ADC module is turned off after the conversion completes, although the ADON bit remains set.

When the ADC clock source is something other than FRC, a SLEEP instruction causes the present conversion to be aborted and the ADC module is turned off, although the ADON bit remains set.

### 16.2.5 SPECIAL EVENT TRIGGER

The Special Event Trigger of the CCPx/ECCPX module allows periodic ADC measurements without software intervention. When this trigger occurs, the GO/DONE bit is set by hardware and the Timer1 counter resets to zero.

#### TABLE 16-2: SPECIAL EVENT TRIGGER

Device	CCP1/ECCP1
PIC12(L)F1822/16(L)F1823	CCP1

Using the Special Event Trigger does not assure proper ADC timing. It is the user's responsibility to ensure that the ADC timing requirements are met.

Refer to Section 24.0 "Capture/Compare/PWM Modules" for more information.

#### 16.2.6 A/D CONVERSION PROCEDURE

This is an example procedure for using the ADC to perform an Analog-to-Digital conversion:

- 1. Configure Port:
  - Disable pin output driver (Refer to the TRIS register)
  - Configure pin as analog (Refer to the ANSEL register)
- 2. Configure the ADC module:
  - Select ADC conversion clock
  - Configure voltage reference
  - · Select ADC input channel
  - Turn on ADC module
- 3. Configure ADC interrupt (optional):
  - Clear ADC interrupt flag
  - Enable ADC interrupt
  - Enable peripheral interrupt
  - Enable global interrupt<sup>(1)</sup>
- 4. Wait the required acquisition time<sup>(2)</sup>.
- 5. Start conversion by setting the  $GO/\overline{DONE}$  bit.
- 6. Wait for ADC conversion to complete by one of the following:
  - Polling the GO/DONE bit
  - Waiting for the ADC interrupt (interrupts enabled)
- 7. Read ADC Result.
- 8. Clear the ADC interrupt flag (required if interrupt is enabled).

Note 1: The global interrupt can be disabled if the user is attempting to wake-up from Sleep and resume in-line code execution.

2: Refer to Section 16.3 "A/D Acquisition Requirements".

#### EXAMPLE 16-1: A/D CONVERSION

;This code block configures the ADC ;for polling, Vdd and Vss references, Frc ;clock and ANO input. ;

;Conversion start & polling for completion ; are included.

;		
BANKSEL	ADCON1	;
MOVLW	B'11110000'	;Right justify, Frc
		;clock
MOVWF	ADCON1	;Vdd and Vss Vref
BANKSEL	TRISA	;
BSF	TRISA,0	;Set RAO to input
BANKSEL	ANSEL	;
BSF	ANSEL,0	;Set RAO to analog
BANKSEL	ADCON0	;
MOVLW	B'0000001'	;Select channel ANO
MOVWF	ADCON0	;Turn ADC On
CALL	SampleTime	;Acquisiton delay
BSF	ADCON0, ADGO	;Start conversion
BTFSC	ADCON0, ADGO	;Is conversion done?
GOTO	\$-1	;No, test again
BANKSEL	ADRESH	;
MOVF	ADRESH,W	;Read upper 2 bits
MOVWF	RESULTHI	;store in GPR space
BANKSEL	ADRESL	;
MOVF	ADRESL,W	;Read lower 8 bits
MOVWF	RESULTLO	;Store in GPR space

#### 16.2.7 ADC REGISTER DEFINITIONS

The following registers are used to control the operation of the ADC.

#### REGISTER 16-1: ADCON0: A/D CONTROL REGISTER 0

U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0					
_			CHS<4:0>			GO/DONE	ADON					
bit 7							bit 0					
Legend: R = Read		W - Writabla	hit	II – Unimplor	nanted hit rea	vd oo 'O'						
		W = Writable		•	nented bit, rea		ther Decete					
	unchanged	x = Bit is unki			ALPOR and BU	OR/Value at all o	other Resets					
'1' = Bit is	s set	'0' = Bit is cle	ared									
bit 7	Unimpleme	nted: Read as '	0'									
bit 6-2	-	Analog Channe										
	00000 = AN	-										
	00000 = AN											
	00010 = AN											
		00010 - AN2 00011 = AN3										
		$00100 = AN4^{(1)}$										
		$00101 = AN5^{(1)}$										
		$00110 = AN6^{(1)}$										
		$00111 = AN7^{(1)}$										
	01001 = Re	served. No char	nnel connecte	d.								
	•											
	•											
	11100 <b>= Re</b>	served. No cha	nnel connecte	d.								
	11101 <b>= Te</b> r	11101 = Temperature Indicator <sup>(4)</sup>										
	11110 <b>= DA</b>			_								
	11111 <b>= FV</b>	R (Fixed Voltage	e Reference) I	Buffer 1 Output	3)							
bit 1	GO/DONE:	A/D Conversion	Status bit									
		version cycle in s automatically				version cycle. ion has complet	ed.					
		version complet				· · · · · · · · · · · · · · · · · · ·						
bit 0	ADON: ADO	Enable bit										
	1 = ADC is e	enabled										
	0 = ADC is c	lisabled and co	nsumes no op	erating current								
Note 1:	PIC16(L)F1823 c	only. For PIC12(	L)F1822 it is "	Reserved. No c	hannel conne	cted".						
2:	See Section 17.											
3:	See Section 14.	-	-									
				, ,								

4: See Section 15.0 "Temperature Indicator Module" for more information.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0			
ADFM		ADCS<2:0> — —		ADPRE	F<1:0>					
bit 7							bit 0			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'				
u = Bit is uncl	hanged	x = Bit is unki	nown	-n/n = Value	at POR and BC	R/Value at all	other Resets			
'1' = Bit is set		'0' = Bit is cle	ared							
bit 6-4	<ul> <li>loaded.</li> <li>0 = Left justified. Six Least Significant bits of ADRESL are set to '0' when the conversion result is loaded.</li> <li>ADCS&lt;2:0&gt;: A/D Conversion Clock Select bits</li> </ul>									
DIL 0-4	000 = Fosc/ 001 = Fosc/ 010 = Fosc/ 011 = Frc (c 100 = Fosc/ 101 = Fosc/ 110 = Fosc/	2 8 32 clock supplied fr 4 16	rom a dedicate	ed RC oscillator						
bit 3-2	Unimpleme	nted: Read as '	0'							
bit 1-0	00 = VREF+ 01 = Reserv 10 = VREF+	Unimplemented: Read as '0' ADPREF<1:0>: A/D Positive Voltage Reference Configuration bits 00 = VREF+ is connected to AVDD 01 = Reserved 10 = VREF+ is connected to external VREF+ <sup>(1)</sup> 11 = VREF+ is connected to internal Fixed Voltage Reference (FVR) module <sup>(1)</sup>								
					e					

**Note 1:** When selecting the FVR or the VREF+ pin as the source of the positive reference, be aware that a minimum voltage specification exists. See **Section 30.0 "Electrical Specifications**" for details.

## **REGISTER 16-3:** ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 0

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
			ADRE	S<9:2>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimpler	nented bit, read	d as '0'	
u = Bit is unch	anged	x = Bit is unkn	nown	-n/n = Value a	at POR and BC	R/Value at all	other Resets
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7-0 **ADRES<9:2>**: ADC Result Register bits Upper eight bits of 10-bit conversion result

#### **REGISTER 16-4:** ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 0

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
ADRES<1:0>		—	—	—	—	—	—
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-6 ADRES<1:0>: ADC Result Register bits Lower two bits of 10-bit conversion result

bit 5-0 **Reserved**: Do not use.

#### REGISTER 16-5: ADRESH: ADC RESULT REGISTER HIGH (ADRESH) ADFM = 1

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
-	—	—	—	—	_	ADRES<9:8>		
bit 7				•			bit 0	
Legend:								
R = Readable bit W = Writable bit				U = Unimplemented bit, read as '0'				
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set		'0' = Bit is clea	ared					
'1' = Bit is set		'0' = Bit is clea	ared					

bit 7-2 Reserved: Do not use.

bit 1-0 ADRES<9:8>: ADC Result Register bits Upper two bits of 10-bit conversion result

#### **REGISTER 16-6:** ADRESL: ADC RESULT REGISTER LOW (ADRESL) ADFM = 1

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	
ADRES<7:0>								
bit 7 bi								

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 ADRES<7:0>: ADC Result Register bits Lower eight bits of 10-bit conversion result

## 16.3 A/D Acquisition Requirements

For the ADC to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The Analog Input model is shown in Figure 16-4. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), refer to Figure 16-4. The maximum recommended impedance for analog sources is 10 k $\Omega$ . As the

source impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (or changed), an A/D acquisition must be done before the conversion can be started. To calculate the minimum acquisition time, Equation 16-1 may be used. This equation assumes that 1/2 LSb error is used (1,024 steps for the ADC). The 1/2 LSb error is the maximum error allowed for the ADC to meet its specified resolution.

#### EQUATION 16-1: ACQUISITION TIME EXAMPLE

sumptions: Temperature = 
$$50^{\circ}C$$
 and external impedance of  $10k\Omega 5.0V$  VDD  
 $TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient$   
 $= TAMP + TC + TCOFF$   
 $= 2\mu s + TC + [(Temperature - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$ 

The value for TC can be approximated with the following equations:

$$V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - I}\right) = V_{CHOLD} ; [1] V_{CHOLD} charged to within 1/2 lsb$$

$$V_{APPLIED}\left(1 - e^{\frac{-Tc}{RC}}\right) = V_{CHOLD} ; [2] V_{CHOLD} charge response to V_{APPLIED} (1 - \frac{1}{(2^{n+1}) - I}) ; combining [1] and [2]$$

*Note:* Where n = number of bits of the ADC.

Solving for TC:

As


$$Tc = -C_{HOLD}(RIC + RSS + RS) \ln(1/2047)$$
  
= -12.5pF(1k\Omega + 7k\Omega + 10k\Omega) \ln(0.0004885)  
= 1.72\mus

Therefore:


$$TACQ = 2\mu s + 1.72\mu s + [(50^{\circ}C - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$$
  
= 4.97\mu s

Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out.

- 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
- **3:** The maximum recommended impedance for analog sources is  $10 \text{ k}\Omega$ . This is required to meet the pin leakage specification.







Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ADCON0	_	CHS4	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	136
ADCON1	ADFM	ADCS2	ADCS1	ADCS0	—	—	ADPREF1	ADPREF0	137
ADRESH	A/D Result I	Register High							130*
ADRESL	A/D Result I	Register Low							130*
ANSELA	—	_	_	ANSA4	—	ANSA2	ANSA1	ANSA0	118
ANSELC <sup>(1)</sup>	—	_	_	_	ANSC3	ANSC2	ANSC1	ANSC0	122
CCP1CON	P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	213
DACCON0	DACEN	DACLPS	DACOE		DACPSS1	DACPSS0			146
DACCON1	—	_	_	DACR4	DACR3	DACR2	DACR1	DACR0	146
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFVR1	CDAFVR0	ADFVR1	ADFVR0	128
INTCON	GIE	PEIE	TMR0IE	INTE	IOCE	TMR0IF	INTF	IOCF	86
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	87
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	89
TRISA	—		TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	117
TRISC <sup>(1)</sup>	—	_	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	121

#### TABLE 16-3: SUMMARY OF REGISTERS ASSOCIATED WITH ADC

Legend: — = unimplemented read as '0'. Shaded cells are not used for ADC module.

\* Page provides register information.

Note 1: PIC16(L)F1823 only.

## 17.0 DIGITAL-TO-ANALOG CONVERTER (DAC) MODULE

The Digital-to-Analog Converter supplies a variable voltage reference, ratiometric with the input source, with 32 selectable output levels.

The input of the DAC can be connected to:

- External VREF pins
- VDD supply voltage
- FVR Buffer2

The output of the DAC can be configured to supply a reference voltage to the following:

- Comparator positive input
- ADC input channel
- DACOUT pin

The Digital-to-Analog Converter (DAC) can be enabled by setting the DACEN bit of the DACCON0 register.

## EQUATION 17-1: DAC OUTPUT VOLTAGE

#### <u>IF DACEN = 1</u>

 $VOUT = \left( (VSOURCE+ - VSOURCE-) \times \frac{DACR[4:0]}{2^5} \right) + VSOURCE-$ 

<u>IF DACEN = 0 & DACLPS = 1 & DACR[4:0] = 11111</u>

VOUT = VSOURCE +

<u>IF DACEN = 0 & DACLPS = 0 & DACR[4:0] = 00000</u>

$$VOUT = VSOURCE -$$

VSOURCE+ = VDD or FVR BUFFER 2

VSOURCE- = VSS

## 17.2 Ratiometric Output Level

The DAC output value is derived using a resistor ladder with each end of the ladder tied to a positive and negative voltage reference input source. If the voltage of either input source fluctuates, a similar fluctuation will result in the DAC output value.

The value of the individual resistors within the ladder can be found in **Section 30.0** "**Electrical Specifications**".

## 17.1 Output Voltage Selection

The DAC has 32 voltage level ranges. The 32 levels are set with the DACR<4:0> bits of the DACCON1 register.


The DAC output voltage is determined by the following equations:

## 17.3 DAC Voltage Reference Output


The DAC can be output to the DACOUT pin by setting the DACOE bit of the DACCON0 register to '1'. Selecting the DAC reference voltage for output on the DACOUT pin automatically overrides the digital output buffer and digital input threshold detector functions of that pin. Reading the DACOUT pin when it has been configured for DAC reference voltage output will always return a '0'.

Due to the limited current drive capability, a buffer must be used on the DAC voltage reference output for external connections to DACOUT. Figure 17-2 shows an example buffering technique.

### FIGURE 17-1: DIGITAL-TO-ANALOG CONVERTER BLOCK DIAGRAM







# 17.4 Low-Power Voltage State

In order for the DAC module to consume the least amount of power, one of the two voltage reference input sources to the resistor ladder must be disconnected. Either the positive voltage source, (VSOURCE+), or the negative voltage source, (VSOURCE-) can be disabled.

The negative voltage source is disabled by setting the DACLPS bit in the DACCON0 register. Clearing the DACLPS bit in the DACCON0 register disables the positive voltage source.

#### 17.4.1 OUTPUT CLAMPED TO POSITIVE VOLTAGE SOURCE

The DAC output voltage can be set to VSOURCE+ with the least amount of power consumption by performing the following:

- Clearing the DACEN bit in the DACCON0 register.
- Setting the DACLPS bit in the DACCON0 register.
- Configuring the DACPSS bits to the proper positive source.
- Configuring the DACR<4:0> bits to '11111' in the DACCON1 register.

This is also the method used to output the voltage level from the FVR to an output pin. See **Section 17.5 "Operation During Sleep**" for more information.

Reference Figure 17-3 for output clamping examples.

# 17.4.2 OUTPUT CLAMPED TO NEGATIVE VOLTAGE SOURCE


The DAC output voltage can be set to VSOURCE- with the least amount of power consumption by performing the following:

- · Clearing the DACEN bit in the DACCON0 register.
- Clearing the DACLPS bit in the DACCON0 register.
- Configuring the DACR<4:0> bits to '00000' in the DACCON1 register.

This allows the comparator to detect a zero-crossing while not consuming additional current through the DAC module.

Reference Figure 17-3 for output clamping examples.

# FIGURE 17-3: OUTPUT VOLTAGE CLAMPING EXAMPLES



# 17.5 Operation During Sleep

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the DACCON0 register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

# 17.6 Effects of a Reset

A device Reset affects the following:

- DAC is disabled.
- DAC output voltage is removed from the DACOUT pin.
- The DACR<4:0> range select bits are cleared.

R/W-0/0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0	U-0	U-0
DACEN	DACLPS	DACOE	_	DACP	SS<1:0>	_	—
bit 7							bit 0
Legend:							
R = Readable b	pit	W = Writable bi	t	U = Unimpleme	ented bit, read as '	0'	
u = Bit is uncha	inged	x = Bit is unkno	wn	-n/n = Value at	POR and BOR/Va	alue at all other F	Resets
'1' = Bit is set		'0' = Bit is clear	ed				
bit 7	<b>DACEN:</b> DAC 1 = DAC is er 0 = DAC is dis	abled					
bit 6	0 = DAC is dis		age State Sele	ect bit			
		tive reference so ative reference so					
bit 5	1 = DAC volta	Voltage Output E age level is also a age level is discor	n output on th				
bit 4	Unimplemente	ed: Read as '0'					
bit 3-2	DACPSS<1:0> 00 = VDD 01 = VREF+ p 10 = FVR Bu 11 = Reserve	uffer2 output	ource Select I	bits			
bit 1-0	Unimplemente	ed: Read as '0'					

### REGISTER 17-2: DACCON1: VOLTAGE REFERENCE CONTROL REGISTER 1

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
—	—	—			DACR<4:0>		
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-5 Unimplemented: Read as '0'

Γ.

bit 4-0 DACR<4:0>: DAC Voltage Output Select bits

# TABLE 17-1: SUMMARY OF REGISTERS ASSOCIATED WITH THE DAC MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDAFVR1	CDAFVR0	ADFVR1	ADFVR0	128
DACCON0	DACEN	DACLPS	DACOE	—	DACPSS1	DACPSS0	—	_	146
DACCON1	—	_	_	DACR4	DACR3	DACR2	DACR1	DACR0	146

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the DAC module.

# 18.0 SR LATCH

The module consists of a single SR latch with multiple Set and Reset inputs as well as separate latch outputs. The SR latch module includes the following features:

- Programmable input selection
- SR latch output is available externally
- Separate Q and  $\overline{Q}$  outputs
- · Firmware Set and Reset

The SR latch can be used in a variety of analog applications, including oscillator circuits, one-shot circuit, hysteretic controllers, and analog timing applications.

# 18.1 Latch Operation

The latch is a Set-Reset Latch that does not depend on a clock source. Each of the Set and Reset inputs are active-high. The latch can be Set or Reset by:

- Software control (SRPS and SRPR bits)
- Comparator C1 output (sync\_C1OUT)
- Comparator C2 output (sync\_C2OUT) (PIC16(L)F1823 only)
- SRI pin
- Programmable clock (SRCLK)

The SRPS and the SRPR bits of the SRCON0 register may be used to Set or Reset the SR latch, respectively. The latch is Reset-dominant. Therefore, if both Set and Reset inputs are high, the latch will go to the Reset state. Both the SRPS and SRPR bits are self resetting which means that a single write to either of the bits is all that is necessary to complete a latch Set or Reset operation.

The output from Comparator C1 or C2 can be used as the Set or Reset inputs of the SR latch. The output of either Comparator can be synchronized to the Timer1 clock source. See Section 19.0 "Comparator Module" and Section 21.0 "Timer1 Module with Gate Control" for more information.

An external source on the SRI pin can be used as the Set or Reset inputs of the SR latch.

An internal clock source is available that can periodically set or reset the SR latch. The SRCLK<2:0> bits in the SRCON0 register are used to select the clock source period. The SRSCKE and SRRCKE bits of the SRCON1 register enable the clock source to Set or Reset the SR latch, respectively.


# 18.2 Latch Output

The SRQEN and SRNQEN bits of the SRCON0 register control the Q and  $\overline{Q}$  latch outputs. Both of the SR latch outputs may be directly output to an I/O pin at the same time.

The applicable TRIS bit of the corresponding port must be cleared to enable the port pin output driver.

## 18.3 Effects of a Reset

Upon any device Reset, the SR latch output is not initialized to a known state. The user's firmware is responsible for initializing the latch output before enabling the output pins.



## FIGURE 18-1: SR LATCH SIMPLIFIED BLOCK DIAGRAM

SRCLK	Divider	Fosc = 32 MHz	Fosc = 20 MHz	Fosc = 16 MHz	Fosc = 4 MHz	Fosc = 1 MHz
111	512	62.5 kHz	39.0 kHz	31.3 kHz	7.81 kHz	1.95 kHz
110	256	125 kHz	78.1 kHz	62.5 kHz	15.6 kHz	3.90 kHz
101	128	250 kHz	156 kHz	125 kHz	31.25 kHz	7.81 kHz
100	64	500 kHz	313 kHz	250 kHz	62.5 kHz	15.6 kHz
011	32	1 MHz	625 kHz	500 kHz	125 kHz	31.3 kHz
010	16	2 MHz	1.25 MHz	1 MHz	250 kHz	62.5 kHz
001	8	4 MHz	2.5 MHz	2 MHz	500 kHz	125 kHz
000	4	8 MHz	5 MHz	4 MHz	1 MHz	250 kHz

# TABLE 18-1: SRCLK FREQUENCY TABLE

# REGISTER 18-1: SRCON0: SR LATCH CONTROL 0 REGISTER

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/S-0/0	R/S-0/0
SRLEN	SRCLK2	SRCLK1	SRCLK0	SRQEN	SRNQEN	SRPS	SRPR
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	S = Bit is set only

bit 7	SRLEN: SR Latch Enable bit 1 = SR latch is enabled 0 = SR latch is disabled
bit 6-4	<b>SRCLK&lt;2:0&gt;:</b> SR Latch Clock Divider bits 000 = Generates a 1 Fosc wide pulse every 4th Fosc cycle clock 001 = Generates a 1 Fosc wide pulse every 8th Fosc cycle clock 010 = Generates a 1 Fosc wide pulse every 16th Fosc cycle clock 011 = Generates a 1 Fosc wide pulse every 32nd Fosc cycle clock 100 = Generates a 1 Fosc wide pulse every 64th Fosc cycle clock 101 = Generates a 1 Fosc wide pulse every 128th Fosc cycle clock 110 = Generates a 1 Fosc wide pulse every 256th Fosc cycle clock 111 = Generates a 1 Fosc wide pulse every 512th Fosc cycle clock
bit 3	SRQEN: SR Latch Q Output Enable bit <u>If SRLEN = 1</u> : 1 = Q is present on the SRQ pin 0 = External Q output is disabled <u>If SRLEN = 0</u> : SR latch is disabled
bit 2	<b>SRNQEN:</b> SR Latch $\overline{Q}$ Output Enable bit <u>If SRLEN = 1</u> : 1 = $\overline{Q}$ is present on the SRnQ pin 0 = External $\overline{Q}$ output is disabled <u>If SRLEN = 0</u> : SR latch is disabled
bit 1	<ul> <li>SRPS: Pulse Set Input of the SR Latch bit<sup>(1)</sup></li> <li>1 = Pulse set input for 1 Q-clock period</li> <li>0 = No effect on set input.</li> </ul>
bit 0	<ul> <li>SRPR: Pulse Reset Input of the SR Latch bit<sup>(1)</sup></li> <li>1 = Pulse reset input for 1 Q-clock period</li> <li>0 = No effect on reset input.</li> </ul>
Note 1: Set	only, always reads back '0'.

SRSPE SRSCKE SRSC2E <sup>(1)</sup> SRSC1E SRRPE SRRCKE SRRC2E <sup>(1)</sup> SRRC1								
bit 7       Image: Comparator output is high         Image: Comparator output has no effect on the reset input of the SR latch         bit 3       SRSPE: SR Latch 2 Reset Clock Enable bit         1 = SR latch is set when the SRI pin is high       0 = SRI pin has no effect on the set input of the SR latch         bit 5       SRSCXE: SR Latch 2 Stenable bit         1 = SR latch is set when the SRI pin is high       0 = SRI pin has no effect on the set input of the SR latch         bit 5       SRSCXE: SR Latch Set Clock Enable bit         1 = SR latch is set when the SRI pin is high       0 = SRCLK has no effect on the set input of the SR latch         bit 5       SRSCZE: SR Latch C2 Set Enable bit         1 = SR latch is set when the C2 Comparator output is high       0 = C2 Comparator output has no effect on the set input of the SR latch         bit 4       SRSCIE: SR Latch C1 Set Enable bit       1 = SR latch is set when the C1 Comparator output is high         0 = C1 Comparator output has no effect on the set input of the SR latch       1 = SR latch is reset when the SRI pin is high         0 = SRCLK has no effect on the reset input of the SR latch       1 = SR latch is reset when the C2 Comparator output is high         0 = SRC in pin has no effect on the reset input of the SR latch       1 = SR latch is reset when the SRI pin is high         0 = SRCLK has no effect on the reset input of the SR latch       1 = SR latch is reset when the C2 Comparator output is high	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
Legend:         R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         u = Bit is unchanged       x = Bit is unknown       -n/n = Value at POR and BOR/Value at all other Reservers         '1' = Bit is set       '0' = Bit is cleared         bit 7       SRSPE: SR Latch Peripheral Set Enable bit         1 = SR latch is set when the SRI pin is high       0 = SRI pin has no effect on the set input of the SR latch         bit 6       SRSCKE: SR Latch Set Clock Enable bit         1 = Set input of SR latch is pulsed with SRCLK       0 = SRCLK has no effect on the set input of the SR latch         bit 5       SRSCZE: SR Latch C2 Set Enable bit         1 = SR latch is set when the C2 Comparator output is high       0 = C2 Comparator output has no effect on the set input of the SR latch         bit 4       SRSC1E: SR Latch C1 Set Enable bit       1 = SR latch is set when the C1 Comparator output is high         0 = C1 Comparator output has no effect on the set input of the SR latch       bit 3         SRRPE: SR Latch Peripheral Reset Enable bit       1 = SR latch is reset when the SRI pin is high         0 = SRI pin has no effect on the reset input of the SR latch       bit 2         SRRPE: SR Latch C2 Reset Clock Enable bit       1 = SR latch is reset when the SRI pin is high         0 = SRI pin has no effect on the reset input of the SR latch       bit 3         SRRPE: SR Latch C2 Reseset	SRSPE	SRSCKE	SRSC2E <sup>(1)</sup>	SRSC1E	SRRPE	SRRCKE	SRRC2E <sup>(1)</sup>	SRRC1E
R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         u = Bit is unchanged       x = Bit is unknown       -n/n = Value at POR and BOR/Value at all other Reset         '1' = Bit is set       '0' = Bit is cleared         bit 7       SRSPE: SR Latch Peripheral Set Enable bit         1 = SR latch is set when the SRI pin is high       0 = SRI pin has no effect on the set input of the SR latch         bit 6       SRSCKE: SR Latch Set Clock Enable bit         1 = Set input of SR latch is pulsed with SRCLK       0 = SRCLK has no effect on the set input of the SR latch         bit 5       SRSCZE: SR Latch C2 Set Enable bit'         1 = SR latch is set when the C2 Comparator output is high       0 = C2 Comparator output has no effect on the set input of the SR latch         bit 4       SRSC1E: SR Latch C1 Set Enable bit       1 = SR latch is set when the C1 Comparator output is high         0 = C1 Comparator output has no effect on the set input of the SR latch       1 = SR latch is reset when the SRI pin is high         0 = C1 Comparator output has no effect on the set input of the SR latch       1 = SR latch is reset when the SRI pin is high         0 = SRI pin has no effect on the reset input of the SR latch       1 = SR latch is reset when the SRI pin is high         0 = C1 Comparator output has no effect on the reset input of the SR latch       1 = SR latch is reset when the C2 Comparator output is high         0 = SRC KE: SR Latch C2 Reset Ena	bit 7							bit 0
R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         u = Bit is unchanged       x = Bit is unknown       -n/n = Value at POR and BOR/Value at all other Reset         '1' = Bit is set       '0' = Bit is cleared       -n/n = Value at POR and BOR/Value at all other Reset         bit 7       SRSPE: SR Latch Peripheral Set Enable bit       1 = SR lip in has no effect on the set input of the SR latch         bit 6       SRSCKE: SR Latch Set Clock Enable bit       1 = Set input of SR latch is pulsed with SRCLK         0 = SRCLK has no effect on the set input of the SR latch       5 SRSC2E: SR Latch C2 Set Enable bit <sup>(1)</sup> 1 = SR latch is set when the C2 Comparator output is high       0 = C2 Comparator output has no effect on the set input of the SR latch         bit 3       SRRPF: SR Latch Peripheral Reset Enable bit       1 = SR latch is set when the C1 Comparator output is high         0 = C1 Comparator output has no effect on the set input of the SR latch       5 SRCKE: SR Latch Peripheral Reset Enable bit         1 = SR latch is reset when the SRI pin is high       0 = C1 Comparator output has no effect on the set input of the SR latch         bit 2       SRRCKE: SR Latch Reset Clock Enable bit       1 = Reset input of SR latch is pulsed with SRCLK         0 = SRCLK has no effect on the reset input of the SR latch       5 SRCLK       5 SRCLK         bit 3       SRRPE: SR Latch C2 Reset Enable bit       1 = Reset input of SR latch is pulsed								
u = Bit is unchanged       x = Bit is unknown       -n/n = Value at POR and BOR/Value at all other Reset         '1' = Bit is set       '0' = Bit is cleared         bit 7       SRSPE: SR Latch Peripheral Set Enable bit         1 = SR latch is set when the SRI pin is high       0 = SRI pin has no effect on the set input of the SR latch         bit 6       SRSCKE: SR Latch Set Clock Enable bit         1 = Set input of SR latch is pulsed with SRCLK       0 = SRCLK has no effect on the set input of the SR latch         bit 5       SRSCZE: SR Latch C2 Set Enable bit         1 = SR latch is set when the C2 Comparator output is high       0 = C2 Comparator output has no effect on the set input of the SR latch         bit 4       SRSCTE: SR Latch C1 Set Enable bit       1 = SR latch is set when the C1 Comparator output is high         0 = C1 Comparator output has no effect on the set input of the SR latch       SR RPE: SR Latch Peripheral Reset Enable bit         1 = SR latch is set when the SRI pin is high       0 = SRI pin has no effect on the reset input of the SR latch         bit 2       SRRCKE: SR Latch Reset Clock Enable bit       1 = Reset input of SR latch is pulsed with SRCLK         0 = SRI pin has no effect on the reset input of the SR latch       0 = SRI pin has no effect on the reset input of the SR latch         bit 2       SRRCKE: SR Latch Reset Clock Enable bit       1 = Reset input of SR latch is pulsed with SRCLK         0 = SRI pin has no effect on the	Legend:							
'1' = Bit is set       '0' = Bit is cleared         bit 7       SRSPE: SR Latch Peripheral Set Enable bit         1 = SR latch is set when the SRI pin is high       0 = SRI pin has no effect on the set input of the SR latch         bit 6       SRSCKE: SR Latch Set Clock Enable bit         1 = Set input of SR latch is pulsed with SRCLK       0 = SRCLK has no effect on the set input of the SR latch         bit 5       SRSCZE: SR Latch C2 Set Enable bit <sup>(1)</sup> 1 = SR latch is set when the C2 Comparator output is high       0 = C2 Comparator output has no effect on the set input of the SR latch         bit 4       SRSC1E: SR Latch C1 Set Enable bit       1 = SR latch is set when the C1 Comparator output is high         0 = C1 Comparator output has no effect on the set input of the SR latch       0 = SR latch is reset when the SR latch         bit 3       SRRPE: SR Latch Peripheral Reset Enable bit       1 = SR latch is reset when the SR lpin is high         0 = SRI pin has no effect on the reset input of the SR latch       0 = SRI pin has no effect on the reset input of the SR latch         bit 2       SRRCKE: SR Latch Reset Clock Enable bit       1 = Reset input of SR latch is pulsed with SRCLK         0 = SRCLK has no effect on the reset input of the SR latch       0 = SRCLK has no effect on the reset input of the SR latch         bit 1       SRRCE: SR Latch C2 Reset Enable bit       1 = Reset input of SR latch is pulsed with SRCLK         0 = SRCLK has no effe	R = Readable	bit	W = Writable I	oit	U = Unimpler	mented bit, rea	d as '0'	
bit 7       SRSPE: SR Latch Peripheral Set Enable bit         1 = SR latch is set when the SRI pin is high         0 = SRI pin has no effect on the set input of the SR latch         bit 6       SRSCKE: SR Latch Set Clock Enable bit         1 = Set input of SR latch is pulsed with SRCLK         0 = SRCLK has no effect on the set input of the SR latch         bit 5       SRSC2E: SR Latch C2 Set Enable bit <sup>(1)</sup> 1 = SR latch is set when the C2 Comparator output is high         0 = C2 Comparator output has no effect on the set input of the SR latch         bit 4       SRSC1E: SR Latch C1 Set Enable bit         1 = SR latch is set when the C1 Comparator output is high         0 = C1 Comparator output has no effect on the set input of the SR latch         bit 3       SRRPE: SR Latch Peripheral Reset Enable bit         1 = SR latch is reset when the SRI pin is high       0 = SRI pin has no effect on the reset input of the SR latch         bit 2       SRRCKE: SR Latch Reset Clock Enable bit         1 = SR latch is reset when the SRI pin is high       0 = SRI pin has no effect on the reset input of the SR latch         bit 1       SRRCKE: SR Latch C2 Reset Enable bit         1 = Reset input of SR latch is pulsed with SRCLK       0 = SRCLK has no effect on the reset input of the SR latch         bit 1       SRRCZE: SR Latch C2 Reset Enable bit         1 = Reset input of SR latch is pulsed with SRCLK <td>u = Bit is unch</td> <td>nanged</td> <td>x = Bit is unkn</td> <td>own</td> <td>-n/n = Value a</td> <td>at POR and BC</td> <td>R/Value at all c</td> <td>ther Resets</td>	u = Bit is unch	nanged	x = Bit is unkn	own	-n/n = Value a	at POR and BC	R/Value at all c	ther Resets
1 = SR latch is set when the SRI pin is high         0 = SRI pin has no effect on the set input of the SR latch         bit 6       SRSCKE: SR Latch Set Clock Enable bit         1 = Set input of SR latch is pulsed with SRCLK         0 = SRCLK has no effect on the set input of the SR latch         bit 5       SRSCZE: SR Latch C2 Set Enable bit <sup>(1)</sup> 1 = SR latch is set when the C2 Comparator output is high         0 = C2 comparator output has no effect on the set input of the SR latch         bit 4       SRSCTE: SR Latch C1 Set Enable bit         1 = SR latch is set when the C1 Comparator output is high         0 = C1 Comparator output has no effect on the set input of the SR latch         bit 3       SRRPE: SR Latch Peripheral Reset Enable bit         1 = SR latch is reset when the SRI pin is high         0 = SRI pin has no effect on the reset input of the SR latch         bit 2       SRRCKE: SR Latch Reset Clock Enable bit         1 = Reset input of SR latch is pulsed with SRCLK         0 = SRCLK has no effect on the reset input of the SR latch         bit 1       SRRCZE: SR Latch C2 Reset Enable bit         1 = Reset input of SR latch is pulsed with SRCLK         0 = SRCLK has no effect on the reset input of the SR latch         bit 1       SRRCZE: SR Latch C2 Reset Enable bit         1 = Reset input of SR latch is pulsed with SRCLK         0 = C2 C	'1' = Bit is set		'0' = Bit is clea	ared				
1 = SR latch is set when the SRI pin is high         0 = SRI pin has no effect on the set input of the SR latch         bit 6       SRSCKE: SR Latch Set Clock Enable bit         1 = Set input of SR latch is pulsed with SRCLK         0 = SRCLK has no effect on the set input of the SR latch         bit 5       SRSC2E: SR Latch C2 Set Enable bit <sup>(1)</sup> 1 = SR latch is set when the C2 Comparator output is high         0 = C2 comparator output has no effect on the set input of the SR latch         bit 4       SRSC1E: SR Latch C1 Set Enable bit         1 = SR latch is set when the C1 Comparator output is high         0 = C1 Comparator output has no effect on the set input of the SR latch         bit 3       SRRPE: SR Latch Peripheral Reset Enable bit         1 = SR latch is reset when the SRI pin is high         0 = C1 Comparator output has no effect on the set input of the SR latch         bit 3       SRRPE: SR Latch Reset Clock Enable bit         1 = SR latch is reset when the SRI pin is high         0 = SRI pin has no effect on the reset input of the SR latch         bit 2       SRRCKE: SR Latch Reset Clock Enable bit         1 = Reset input of SR latch is pulsed with SRCLK         0 = SRCLK has no effect on the reset input of the SR latch         bit 1       SRRCZE: SR Latch C2 Reset Enable bit         1 = Reset input of SR latch is pulsed with SRCLK								
0 = SRI pin has no effect on the set input of the SR latch         bit 6       SRSCKE: SR Latch Set Clock Enable bit         1 = Set input of SR latch is pulsed with SRCLK       0 = SRCLK has no effect on the set input of the SR latch         bit 5       SRSC2E: SR Latch C2 Set Enable bit <sup>(1)</sup> 1 = SR latch is set when the C2 Comparator output is high       0 = C2 Comparator output has no effect on the set input of the SR latch         bit 4       SRSC1E: SR Latch C1 Set Enable bit       1 = SR latch is set when the C1 Comparator output is high         0 = C1 Comparator output has no effect on the set input of the SR latch       0 = C1 Comparator output has no effect on the set input of the SR latch         bit 3       SRRPE: SR Latch Peripheral Reset Enable bit       1 = SR latch is reset when the SRI pin is high         0 = SRI pin has no effect on the reset input of the SR latch       0 = SRI pin has no effect on the reset input of the SR latch         bit 2       SRRCKE: SR Latch Reset Clock Enable bit       1 = Reset input of SR latch is pulsed with SRCLK         0 = SRI pin has no effect on the reset input of the SR latch       0 = SRI pin has no effect on the reset input of the SR latch         bit 1       = Reset input of SR latch is pulsed with SRCLK       0 = SRCLK has no effect on the reset input of the SR latch         bit 2       SRRCKE: SR Latch C2 Reset Enable bit       1 = Reset input of SR latch is pulsed with SRCLK       0 = SRCLK has no effect on the reset input of the SR latch <td>bit 7</td> <td>SRSPE: SR</td> <td>Latch Periphera</td> <td>I Set Enable I</td> <td>bit</td> <td></td> <td></td> <td></td>	bit 7	SRSPE: SR	Latch Periphera	I Set Enable I	bit			
bit 6       SRSCKE: SR Latch Set Clock Enable bit         1 = Set input of SR latch is pulsed with SRCLK       0 = SRCLK has no effect on the set input of the SR latch         bit 5       SRSC2E: SR Latch C2 Set Enable bit <sup>(1)</sup> 1 = SR latch is set when the C2 Comparator output is high       0 = C2 Comparator output has no effect on the set input of the SR latch         bit 4       SRSC1E: SR Latch C1 Set Enable bit       1 = SR latch is set when the C1 Comparator output is high         0 = C1 Comparator output has no effect on the set input of the SR latch       0 = C1 Comparator output has no effect on the set input of the SR latch         bit 3       SRRPE: SR Latch Peripheral Reset Enable bit       1 = SR latch is reset when the SRI pin is high         0 = SRI pin has no effect on the reset input of the SR latch       0 = SRI pin has no effect on the reset input of the SR latch         bit 2       SRRCKE: SR Latch Reset Clock Enable bit       1 = Reset input of SR latch is pulsed with SRCLK         0 = SRI pin has no effect on the reset input of the SR latch       0 = SRCLK has no effect on the reset input of the SR latch         bit 1       SRRC2E: SR Latch C2 Reset Enable bit <sup>(1)</sup> 1 = Reset input of SR latch is pulsed with SRCLK         0 = SRI pin has no effect on the reset input of the SR latch       0 = C2 Comparator output has no effect on the reset input of the SR latch         bit 1       SRRC2E: SR Latch C2 Reset Enable bit       1 = SR latch is reset when the C2 Comparator output is high </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>								
1 = Set input of SR latch is pulsed with SRCLK         0 = SRCLK has no effect on the set input of the SR latch         bit 5       SRSC2E: SR Latch C2 Set Enable bit <sup>(1)</sup> 1 = SR latch is set when the C2 Comparator output is high         0 = C2 Comparator output has no effect on the set input of the SR latch         bit 4       SRSC1E: SR Latch C1 Set Enable bit         1 = SR latch is set when the C1 Comparator output is high         0 = C1 Comparator output has no effect on the set input of the SR latch         bit 3       SRRPE: SR Latch Peripheral Reset Enable bit         1 = SR latch is reset when the SRI pin is high       0 = SRI pin has no effect on the reset input of the SR latch         bit 2       SRRCKE: SR Latch Reset Clock Enable bit         1 = Reset input of SR latch is pulsed with SRCLK       0 = SRCLK has no effect on the reset input of the SR latch         bit 1       SRRCZE: SR Latch C2 Reset Enable bit         1 = Reset input of SR latch is pulsed with SRCLK       0 = SRCLK has no effect on the reset input of the SR latch         bit 1       SRRCZE: SR Latch C2 Reset Enable bit <sup>(1)</sup> 1 = SR latch is reset when the C2 Comparator output is high       0 = C2 Comparator output has no effect on the reset input of the SR latch         bit 1       SRRCZE: SR Latch C1 Reset Enable bit       1 = SR latch is reset when the C1 Comparator output is high         0 = C2 Comparator output has no effect on the reset input	1.1.0	•		•	of the SR latch			
0 = SRCLK has no effect on the set input of the SR latch         bit 5       SRSC2E: SR Latch C2 Set Enable bit <sup>(1)</sup> 1 = SR latch is set when the C2 Comparator output is high       0 = C2 Comparator output has no effect on the set input of the SR latch         bit 4       SRSC1E: SR Latch C1 Set Enable bit       1 = SR latch is set when the C1 Comparator output is high         0 = C1 Comparator output has no effect on the set input of the SR latch       SRRPE: SR Latch Peripheral Reset Enable bit         1 = SR latch is reset when the SRI pin is high       0 = SRI pin has no effect on the reset input of the SR latch         bit 2       SRRCKE: SR Latch Reset Clock Enable bit         1 = Reset input of SR latch is pulsed with SRCLK       0 = SRCLK has no effect on the reset input of the SR latch         bit 1       SRRC2E: SR Latch C2 Reset Enable bit <sup>(1)</sup> 1 = Reset input of SR latch is pulsed with SRCLK       0 = SRCLK has no effect on the reset input of the SR latch         bit 1       SRRC2E: SR Latch C2 Reset Enable bit <sup>(1)</sup> 1 = SR latch is reset when the C2 Comparator output is high       0 = C2 Comparator output has no effect on the reset input of the SR latch         bit 0       SRRC1E: SR Latch C1 Reset Enable bit       1 = SR latch is reset when the C1 Comparator output is high         0 = C1 Comparator output has no effect on the reset input of the SR latch       1 = SR latch is reset when the C1 Comparator output is high         0 = C1 Comparator output has	DIT 6							
bit 5SRSC2E: SR Latch C2 Set Enable bit 1 = SR latch is set when the C2 Comparator output is high 0 = C2 Comparator output has no effect on the set input of the SR latchbit 4SRSC1E: SR Latch C1 Set Enable bit 1 = SR latch is set when the C1 Comparator output is high 0 = C1 Comparator output has no effect on the set input of the SR latchbit 3SRRPE: SR Latch Peripheral Reset Enable bit 1 = SR latch is reset when the SRI pin is high 0 = SRI pin has no effect on the reset input of the SR latchbit 2SRRCKE: SR Latch Reset Clock Enable bit 1 = Reset input of SR latch is pulsed with SRCLK 0 = SRCLK has no effect on the reset input of the SR latchbit 1SRRC2E: SR Latch C2 Reset Enable bit 1 = SR latch is reset when the C2 Comparator output is high 0 = C2 Comparator output has no effect on the reset input of the SR latchbit 1SRRC2E: SR Latch C2 Reset Enable bit 1 = SR latch is reset when the C2 Comparator output is high 0 = C2 Comparator output has no effect on the reset input of the SR latchbit 0SRRC1E: SR Latch C1 Reset Enable bit 1 = SR latch is reset when the C1 Comparator output is high 0 = C1 Comparator output has no effect on the reset input of the SR latchbit 0SRRC1E: SR Latch C1 Reset Enable bit 1 = SR latch is reset when the C1 Comparator output is high 0 = C1 Comparator output has no effect on the reset input of the SR latch						1		
0 = C2 Comparator output has no effect on the set input of the SR latch         bit 4       SRSC1E: SR Latch C1 Set Enable bit         1 = SR latch is set when the C1 Comparator output is high       0 = C1 Comparator output has no effect on the set input of the SR latch         bit 3       SRRPE: SR Latch Peripheral Reset Enable bit         1 = SR latch is reset when the SRI pin is high       0 = SRI pin has no effect on the reset input of the SR latch         bit 2       SRRCKE: SR Latch Reset Clock Enable bit         1 = Reset input of SR latch is pulsed with SRCLK       0 = SRCLK has no effect on the reset input of the SR latch         bit 1       SRRC2E: SR Latch C2 Reset Enable bit <sup>(1)</sup> 1 = SR latch is reset when the C2 Comparator output is high       0 = C2 Comparator output has no effect on the reset input of the SR latch         bit 1       SRRC2E: SR Latch C1 Reset Enable bit <sup>(1)</sup> 1 = SR latch is reset when the C2 Comparator output is high         0 = C2 Comparator output has no effect on the reset input of the SR latch       SR latch is reset when the C1 Comparator output is high         0 = C1 Comparator output has no effect on the reset input of the SR latch       SR latch is reset when the C1 Comparator output is high	bit 5							
bit 4SRSC1E: SR Latch C1 Set Enable bit 1 = SR latch is set when the C1 Comparator output is high 0 = C1 Comparator output has no effect on the set input of the SR latchbit 3SRRPE: SR Latch Peripheral Reset Enable bit 1 = SR latch is reset when the SRI pin is high 0 = SRI pin has no effect on the reset input of the SR latchbit 2SRRCKE: SR Latch Reset Clock Enable bit 1 = Reset input of SR latch is pulsed with SRCLK 0 = SRCLK has no effect on the reset input of the SR latchbit 1SRRC2E: SR Latch C2 Reset Enable bit 1 = SR latch is reset when the C2 Comparator output is high 0 = C2 Comparator output has no effect on the reset input of the SR latchbit 0SRRC1E: SR Latch C1 Reset Enable bit 1 = SR latch is reset when the C1 Comparator output is high 0 = C1 Comparator output has no effect on the reset input of the SR latch		1 = SR latch	is set when the	C2 Compara	tor output is high	gh		
1 = SR latch is set when the C1 Comparator output is high 0 = C1 Comparator output has no effect on the set input of the SR latchbit 3SRRPE: SR Latch Peripheral Reset Enable bit 1 = SR latch is reset when the SRI pin is high 0 = SRI pin has no effect on the reset input of the SR latchbit 2SRRCKE: SR Latch Reset Clock Enable bit 1 = Reset input of SR latch is pulsed with SRCLK 0 = SRCLK has no effect on the reset input of the SR latchbit 1SRRC2E: SR Latch C2 Reset Enable bit 1 = SR latch is reset when the C2 Comparator output is high 0 = C2 Comparator output has no effect on the reset input of the SR latchbit 0SRRC1E: SR Latch C1 Reset Enable bit 1 = SR latch is reset when the C1 Comparator output is high 0 = C1 Comparator output has no effect on the reset input of the SR latch		0 = C2 Com	parator output h	as no effect o	on the set input	of the SR latch	1	
<ul> <li>0 = C1 Comparator output has no effect on the set input of the SR latch</li> <li>bit 3 SRRPE: SR Latch Peripheral Reset Enable bit         <ol> <li>1 = SR latch is reset when the SRI pin is high                 0 = SRI pin has no effect on the reset input of the SR latch</li> </ol> </li> <li>bit 2 SRRCKE: SR Latch Reset Clock Enable bit         <ol> <li>1 = Reset input of SR latch is pulsed with SRCLK                 0 = SRCLK has no effect on the reset input of the SR latch</li> </ol> </li> <li>bit 1 SRRC2E: SR Latch C2 Reset Enable bit<sup>(1)</sup> <ol> <li>1 = SR latch is reset when the C2 Comparator output is high                 0 = C2 Comparator output has no effect on the reset input of the SR latch</li> </ol> </li> <li>bit 0 SRRC1E: SR Latch C1 Reset Enable bit         <ol> <li>1 = SR latch is reset when the C1 Comparator output is high                 0 = C1 Comparator output has no effect on the reset input of the SR latch</li> </ol> </li> </ul>	bit 4	SRSC1E: SF	R Latch C1 Set I	Enable bit				
bit 3SRRPE: SR Latch Peripheral Reset Enable bit1 = SR latch is reset when the SRI pin is high0 = SRI pin has no effect on the reset input of the SR latchbit 2SRRCKE: SR Latch Reset Clock Enable bit1 = Reset input of SR latch is pulsed with SRCLK0 = SRCLK has no effect on the reset input of the SR latchbit 1SRRC2E: SR Latch C2 Reset Enable bit1 = SR latch is reset when the C2 Comparator output is high0 = C2 Comparator output has no effect on the reset input of the SR latchbit 0SRRC1E: SR Latch C1 Reset Enable bit1 = SR latch is reset when the C1 Comparator output is high0 = C1 Comparator output has no effect on the reset input of the SR latch								
<ul> <li>1 = SR latch is reset when the SRI pin is high</li> <li>0 = SRI pin has no effect on the reset input of the SR latch</li> <li>bit 2 SRRCKE: SR Latch Reset Clock Enable bit</li> <li>1 = Reset input of SR latch is pulsed with SRCLK</li> <li>0 = SRCLK has no effect on the reset input of the SR latch</li> <li>bit 1 SRRC2E: SR Latch C2 Reset Enable bit<sup>(1)</sup></li> <li>1 = SR latch is reset when the C2 Comparator output is high</li> <li>0 = C2 Comparator output has no effect on the reset input of the SR latch</li> <li>bit 0 SRRC1E: SR Latch C1 Reset Enable bit</li> <li>1 = SR latch is reset when the C1 Comparator output is high</li> <li>0 = C1 Comparator output has no effect on the reset input of the SR latch</li> </ul>	<b>h</b> it 0				•	of the SR later	1	
<ul> <li>0 = SRI pin has no effect on the reset input of the SR latch</li> <li>bit 2</li> <li>SRRCKE: SR Latch Reset Clock Enable bit         <ol> <li>1 = Reset input of SR latch is pulsed with SRCLK</li> <li>0 = SRCLK has no effect on the reset input of the SR latch</li> </ol> </li> <li>bit 1</li> <li>SRRC2E: SR Latch C2 Reset Enable bit<sup>(1)</sup> <ol> <li>1 = SR latch is reset when the C2 Comparator output is high</li> <li>0 = C2 Comparator output has no effect on the reset input of the SR latch</li> </ol> </li> <li>bit 0</li> <li>SRRC1E: SR Latch C1 Reset Enable bit         <ol> <li>1 = SR latch is reset when the C1 Comparator output is high</li> <li>0 = C1 Comparator output has no effect on the reset input of the SR latch</li> </ol> </li> </ul>	DIL 3							
bit 2SRRCKE: SR Latch Reset Clock Enable bit 1 = Reset input of SR latch is pulsed with SRCLK 0 = SRCLK has no effect on the reset input of the SR latchbit 1SRRC2E: SR Latch C2 Reset Enable bit(1) 1 = SR latch is reset when the C2 Comparator output is high 0 = C2 Comparator output has no effect on the reset input of the SR latchbit 0SRRC1E: SR Latch C1 Reset Enable bit 1 = SR latch is reset when the C1 Comparator output is high 0 = C1 Comparator output has no effect on the reset input of the SR latch				•	•	ch		
<ul> <li>0 = SRCLK has no effect on the reset input of the SR latch</li> <li>bit 1</li> <li>SRRC2E: SR Latch C2 Reset Enable bit<sup>(1)</sup></li> <li>1 = SR latch is reset when the C2 Comparator output is high</li> <li>0 = C2 Comparator output has no effect on the reset input of the SR latch</li> <li>bit 0</li> <li>SRRC1E: SR Latch C1 Reset Enable bit</li> <li>1 = SR latch is reset when the C1 Comparator output is high</li> <li>0 = C1 Comparator output has no effect on the reset input of the SR latch</li> </ul>	bit 2							
bit 1SRRC2E: SR Latch C2 Reset Enable bit(1)1 = SR latch is reset when the C2 Comparator output is high 0 = C2 Comparator output has no effect on the reset input of the SR latchbit 0SRRC1E: SR Latch C1 Reset Enable bit 1 = SR latch is reset when the C1 Comparator output is high 0 = C1 Comparator output has no effect on the reset input of the SR latch		1 = Reset in	put of SR latch	is pulsed with	SRCLK			
<ul> <li>1 = SR latch is reset when the C2 Comparator output is high</li> <li>0 = C2 Comparator output has no effect on the reset input of the SR latch</li> <li>bit 0</li> <li>SRRC1E: SR Latch C1 Reset Enable bit</li> <li>1 = SR latch is reset when the C1 Comparator output is high</li> <li>0 = C1 Comparator output has no effect on the reset input of the SR latch</li> </ul>				•		ch		
<ul> <li>0 = C2 Comparator output has no effect on the reset input of the SR latch</li> <li>bit 0</li> <li>SRRC1E: SR Latch C1 Reset Enable bit</li> <li>1 = SR latch is reset when the C1 Comparator output is high</li> <li>0 = C1 Comparator output has no effect on the reset input of the SR latch</li> </ul>	bit 1							
bit 0 SRRC1E: SR Latch C1 Reset Enable bit 1 = SR latch is reset when the C1 Comparator output is high 0 = C1 Comparator output has no effect on the reset input of the SR latch							ah	
<ul> <li>1 = SR latch is reset when the C1 Comparator output is high</li> <li>0 = C1 Comparator output has no effect on the reset input of the SR latch</li> </ul>	hit 0				in the reset inp		CIT	
0 = C1 Comparator output has no effect on the reset input of the SR latch	DILU				rator output is	hiah		
							ch	
	Note 1: PIC							

# REGISTER 18-2: SRCON1: SR LATCH CONTROL 1 REGISTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	—		—	ANSA4		ANSA2	ANSA1	ANSA0	118
SRCON0	SRLEN	SRCLK2	SRCLK1	SRCLK0	SRQEN	SRNQEN	SRPS	SRPR	149
SRCON1	SRSPE	SRSCKE	SRSC2E <sup>(1)</sup>	SRSC1E	SRRPE	SRRCKE	SRRC2E <sup>(1)</sup>	SRRC1E	150
TRISA	—		TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	117

TABLE 18-2: SUMMARY OF REGISTERS ASSOCIATED WITH SR LATCH MODULE
--

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the SR latch module.

Note 1: PIC16(L)F1823 only.

# 19.0 COMPARATOR MODULE


Comparators are used to interface analog circuits to a digital circuit by comparing two analog voltages and providing a digital indication of their relative magnitudes. Comparators are very useful mixed signal building blocks because they provide analog functionality independent of program execution. The analog comparator module includes the following features:


- · Independent comparator control
- Programmable input selection
- · Comparator output is available internally/externally
- Programmable output polarity
- Interrupt-on-change
- Wake-up from Sleep
- Programmable Speed/Power optimization
- PWM shutdown
- Programmable and Fixed Voltage Reference


# 19.1 Comparator Overview

A single comparator is shown in Figure 19-1 along with the relationship between the analog input levels and the digital output. When the analog voltage at VIN+ is less than the analog voltage at VIN-, the output of the comparator is a digital low level. When the analog voltage at VIN+ is greater than the analog voltage at VIN-, the output of the comparator is a digital high level.

#### FIGURE 19-1: SINGLE COMPARATOR







# **19.2 Comparator Control**

Each comparator has two control registers: CMxCON0 and CMxCON1.

The CMxCON0 registers (see Register 18-1) contain Control and Status bits for the following:

- Enable
- Output selection
- Output polarity
- Speed/Power selection
- · Hysteresis enable
- Output synchronization

The CMxCON1 registers (see Register 18-2) contain Control bits for the following:

- Interrupt enable
- Interrupt edge polarity
- · Positive input channel selection
- Negative input channel selection

# 19.2.1 COMPARATOR ENABLE

Setting the CxON bit of the CMxCON0 register enables the comparator for operation. Clearing the CxON bit disables the comparator resulting in minimum current consumption.

## 19.2.2 COMPARATOR OUTPUT SELECTION

The output of the comparator can be monitored by reading either the CxOUT bit of the CMxCON0 register or the MCxOUT bit of the CMOUT register. In order to make the output available for an external connection, the following conditions must be true:

- CxOE bit of the CMxCON0 register must be set
- · Corresponding TRIS bit must be cleared
- · CxON bit of the CMxCON0 register must be set

Note 1:	The CxOE bit of the CMxCON0 register							
	overrides the PORT data latch. Setting							
	the CxON bit of the CMxCON0 register							
	has no impact on the port override.							

2: The internal output of the comparator is latched with each instruction cycle. Unless otherwise specified, external outputs are not latched.

# 19.2.3 COMPARATOR OUTPUT POLARITY

Inverting the output of the comparator is functionally equivalent to swapping the comparator inputs. The polarity of the comparator output can be inverted by setting the CxPOL bit of the CMxCON0 register. Clearing the CxPOL bit results in a non-inverted output.

Table 19-1shows the output state versus inputconditions, including polarity control.

#### TABLE 19-1: COMPARATOR OUTPUT STATE VS. INPUT CONDITIONS

Input Condition	CxPOL	CxOUT
CxVN > CxVP	0	0
CxVN < CxVP	0	1
CxVN > CxVP	1	1
CxVN < CxVP	1	0

# 19.2.4 COMPARATOR SPEED/POWER SELECTION

The trade-off between speed or power can be optimized during program execution with the CxSP control bit. The default state for this bit is '1' which selects the normal speed mode. Device power consumption can be optimized at the cost of slower comparator propagation delay by clearing the CxSP bit to '0'.

# 19.3 Comparator Hysteresis

A selectable amount of separation voltage can be added to the input pins of each comparator to provide a hysteresis function to the overall operation. Hysteresis is enabled by setting the CxHYS bit of the CMxCON0 register.

See **Section 30.0 "Electrical Specifications"** for more information.

# 19.4 Timer1 Gate Operation

The output resulting from a comparator operation can be used as a source for gate control of Timer1. See **Section 21.6 "Timer1 Gate"** for more information. This feature is useful for timing the duration or interval of an analog event.

It is recommended that the comparator output be synchronized to Timer1. This ensures that Timer1 does not increment while a change in the comparator is occurring.

#### 19.4.1 COMPARATOR OUTPUT SYNCHRONIZATION

The output from either comparator, C1 or C2, can be synchronized with Timer1 by setting the CxSYNC bit of the CMxCON0 register.

Once enabled, the comparator output is latched on the falling edge of the Timer1 source clock. If a prescaler is used with Timer1, the comparator output is latched after the prescaling function. To prevent a race condition, the comparator output is latched on the falling edge of the Timer1 clock source and Timer1 increments on the rising edge of its clock source. See the Comparator Block Diagrams (Figures 19-2 and 19-3) and the Timer1 Block Diagram (Figure 21-1) for more information.

# **19.5 Comparator Interrupt**

An interrupt can be generated upon a change in the output value of the comparator for each comparator, a rising edge detector and a Falling edge detector are present.

When either edge detector is triggered and its associated enable bit is set (CxINTP and/or CxINTN bits of the CMxCON1 register), the Corresponding Interrupt Flag bit (CxIF bit of the PIR2 register) will be set.

To enable the interrupt, you must set the following bits:

- CxON, CxPOL and CxSP bits of the CMxCON0 register
- CxIE bit of the PIE2 register
- CxINTP bit of the CMxCON1 register (for a rising edge detection)
- CxINTN bit of the CMxCON1 register (for a falling edge detection)
- · PEIE and GIE bits of the INTCON register

The associated interrupt flag bit, CxIF bit of the PIR2 register, must be cleared in software. If another edge is detected while this flag is being cleared, the flag will still be set at the end of the sequence.

# 19.6 Comparator Positive Input Selection

Configuring the CxPCH<1:0> bits of the CMxCON1 register directs an internal voltage reference or an analog pin to the non-inverting input of the comparator:

- C1IN+ or C2IN+ analog pin
- DAC\_output
- FVR Buffer2
- · Vss (Ground)

See Section 14.0 "Fixed Voltage Reference (FVR)" for more information on the Fixed Voltage Reference module.

See Section 17.0 "Digital-to-Analog Converter (DAC) Module" for more information on the DAC input signal.

Any time the comparator is disabled (CxON = 0), all comparator inputs are disabled.

**Note:** Although a comparator is disabled, an interrupt can be generated by changing the output polarity with the CxPOL bit of the CMxCON0 register, or by switching the comparator on or off with the CxON bit of the CMxCON0 register.

# 19.7 Comparator Negative Input Selection

The CxNCH<1:0> bits of the CMxCON0 register direct one of four analog pins to the comparator inverting input.

Note:	To use CxIN+ and CxINx- pins as analog input, the appropriate bits must be set in the ANSEL register and the correspond-
	ing TRIS bits must also be set to disable the output drivers.

# 19.8 Comparator Response Time

The comparator output is indeterminate for a period of time after the change of an input source or the selection of a new reference voltage. This period is referred to as the response time. The response time of the comparator differs from the settling time of the voltage reference. Therefore, both of these times must be considered when determining the total response time to a comparator input change. See the Comparator and Voltage Reference Specifications in Section 30.0 "Electrical Specifications" for more details.

# **19.9** Interaction with ECCP Logic

The C1 and C2 comparators can be used as general purpose comparators. Their outputs can be brought out to the C1OUT and C2OUT pins. When the ECCP Auto-Shutdown is active it can use one or both comparator signals. If auto-restart is also enabled, the comparators can be configured as a closed loop analog feedback to the ECCP, thereby, creating an analog controlled PWM.

Note: When the Comparator module is first initialized the output state is unknown. Upon initialization, the user should verify the output state of the comparator prior to relying on the result, primarily when using the result in connection with other peripheral features, such as the ECCP Auto-Shutdown mode.


# 19.10 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 19-4. Since the analog input pins share their connection with a digital input, they have reverse biased ESD protection diodes to VDD and VSS. The analog input, therefore, must be between VSS and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur.

A maximum source impedance of  $10 \text{ k}\Omega$  is recommended for the analog sources. Also, any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current to minimize inaccuracies introduced.

Note 1: When reading a PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert as an analog input, according to the input specification.

 Analog levels on any pin defined as a digital input, may cause the input buffer to consume more current than is specified.



R/W-0/0	R-0/0	R/W-0/0	R/W-0/0	U-0	R/W-1/1	R/W-0/0	R/W-0/0				
CxON	CxOUT	CxOE	CxPOL	_	CxSP	CxHYS	CxSYNC				
bit 7						•	bit 0				
Legend:	- h:4		L:4		mented bit week	d aa (0)					
R = Readable		W = Writable		•	emented bit, read		othor Doooto				
u = Bit is unc '1' = Bit is set	0	x = Bit is unkr		-n/n = value	at POR and BC	R/value at all	other Resets				
I = DILIS SEI		'0' = Bit is cle	areu								
bit 7	CxON: Com	parator Enable	bit								
		ator is enabled									
	0 = Compara	ator is disabled	and consumes	s no power							
bit 6	CxOUT: Cor	nparator Output	bit								
		(inverted polar	<u>ity):</u>								
	1 = CxVP <	-									
		0 = CxVP > CxVN If CxPOL = 0 (non-inverted polarity):									
	1 = CxVP > CxVN										
	0 = CxVP <	CxVN									
bit 5	CxOE: Com	CxOE: Comparator Output Enable bit									
	1 = CxOUT is present on the CxOUT pin. Requires that the associated TRIS bit be cleared to actually										
	drive the pin. Not affected by CxON. 0 = CxOUT is internal only										
L:1 4		-		- 4 1- 14							
bit 4	<b>CxPOL:</b> Comparator Output Polarity Select bit										
	<ul> <li>1 = Comparator output is inverted</li> <li>0 = Comparator output is not inverted</li> </ul>										
bit 3		nted: Read as '									
bit 2	-	parator Speed/F		it							
	1 = Comparator operates in normal power, higher speed mode										
	0 = Comparator operates in low-power, low-speed mode										
bit 1	CxHYS: Cor	nparator Hyster	esis Enable bi	t							
	1 = Compar	1 = Comparator hysteresis enabled									
	0 = Compar	ator hysteresis	disabled								
bit 0		omparator Outp									
					ronous to chang	ges on Timer1	clock source				
		updated on the t									
		ator output to T		pin is asynchr	UNUUS.						

# REGISTER 19-1: CMxCON0: COMPARATOR Cx CONTROL REGISTER 0

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0			
CxINTP	CxINTN	CxPC	H<1:0>	—	_	CxNCH1 <sup>(1)</sup>	CxNCH0			
bit 7							bit (			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, re	ad as '0'				
u = Bit is unch	nanged	x = Bit is unkr	nown	-n/n = Value	at POR and B	OR/Value at all c	other Resets			
'1' = Bit is set		'0' = Bit is cle	ared							
bit 7	CxINTP: Co	mparator Interru	upt on Positive	e Going Edge E	nable bits					
		F interrupt flag								
		rupt flag will be				bit				
bit 6		mparator Interru								
	<ul> <li>1 = The CxIF interrupt flag will be set upon a negative going edge of the CxOUT bit</li> <li>0 = No interrupt flag will be set on a negative going edge of the CxOUT bit</li> </ul>									
			•			I DIL				
bit 5-4	CxPCH<1:0>: Comparator Positive Input Channel Select bits									
	00 = CxVP connects to CxIN+ pin 01 = CxVP connects to DAC Voltage Reference									
	10 = CXVP connects to FVR Voltage Reference									
	11 = CxVP connects to Vss									
bit 3-2	Unimpleme	nted: Read as '	0'							
bit 1-0	CxNCH<1:0	>: Comparator	Negative Inpu	t Channel Sele	ct bits					
	PIC12(L)F1822:									
	0 = C1VN 0	0 = C1VN connects to C1IN0- pin								
	1 = C1VN (	1 = C1VN connects to C1IN1- pin								
	PIC16(L)F18									
		connects to C12	•							
		connects to C12	•							
		connects to C12 connects to C12								

# REGISTER 19-2: CMxCON1: COMPARATOR Cx CONTROL REGISTER 1

Note 1: PIC16(L)F1823 only.

# REGISTER 19-3: CMOUT: COMPARATOR OUTPUT REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R-0/0	R-0/0	
	_	_	_	_	_	MC2OUT <sup>(1)</sup>	MC10UT	
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set		'0' = Bit is clea	ared					
bit 7-2 Unimplemented: Read as '0'								

bit 1 MC2OUT: Mirror Copy of C2OUT bit<sup>(1)</sup>

bit 0 MC1OUT: Mirror Copy of C1OUT bit

**Note 1:** PIC16(L)F1823 only.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	_	_	—	ANSA4	—	ANSA2	ANSA1	ANSA0	118
CM1CON0	C10N	C10UT	C10E	C1POL	_	C1SP	C1HYS	C1SYNC	159
CM1CON1	C1INTP	C1INTN	C1PCH1	C1PCH0	_	_	C1NCH1 <sup>(1)</sup>	C1NCH0	160
CM2CON0 <sup>(1)</sup>	C2ON	C2OUT	C2OE	C2POL	_	C2SP	C2HYS	C2SYNC	159
CM2CON1 <sup>(1)</sup>	C2INTP	C2INTN	C2PCH1	C2PCH0	_	—	C2NCH1	C2NCH0	160
CMOUT	-	-	_	_	_	_	MC2OUT <sup>(1)</sup>	MC1OUT	160
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	86
PIE2	OSFIE	C2IE <sup>(1)</sup>	C1IE	EEIE	BCL1IE	—	_	_	87
PIR2	OSFIF	C2IF <sup>(1)</sup>	C1IF	EEIF	BCL1IF	_		_	90
TRISA	_		TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	117
TRISC <sup>(1)</sup>	_	_	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	121

### TABLE 19-2: SUMMARY OF REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the comparator module.

Note 1: PIC16(L)F1823 only.

# 20.0 TIMER0 MODULE

The Timer0 module is an 8-bit timer/counter with the following features:

- 8-bit timer/counter register (TMR0)
- 8-bit prescaler (independent of Watchdog Timer)
- Programmable internal or external clock source
- Programmable external clock edge selection
- Interrupt on overflow
- TMR0 can be used to gate Timer1

Figure 20-1 is a block diagram of the Timer0 module.

# 20.1 Timer0 Operation

The Timer0 module can be used as either an 8-bit timer or an 8-bit counter.

# 20.1.1 8-BIT TIMER MODE

The Timer0 module will increment every instruction cycle, if used without a prescaler. 8-bit Timer mode is selected by clearing the TMR0CS bit of the OPTION register.

When TMR0 is written, the increment is inhibited for two instruction cycles immediately following the write.

**Note:** The value written to the TMR0 register can be adjusted, in order to account for the two instruction cycle delay when TMR0 is written.


# 20.1.2 8-BIT COUNTER MODE

In 8-Bit Counter mode, the Timer0 module will increment on every rising or falling edge of the T0CKI pin or the Capacitive Sensing Oscillator (CPSCLK) signal.

8-Bit Counter mode using the TOCKI pin is selected by setting the TMR0CS bit in the OPTION register to '1' and resetting the T0XCS bit in the CPSCON0 register to '0'.

8-Bit Counter mode using the Capacitive Sensing Oscillator (CPSCLK) signal is selected by setting the TMR0CS bit in the OPTION register to '1' and setting the T0XCS bit in the CPSCON0 register to '1'.

The rising or falling transition of the incrementing edge for either input source is determined by the TMR0SE bit in the OPTION register.



## FIGURE 20-1: BLOCK DIAGRAM OF THE TIMER0

#### 20.1.3 SOFTWARE PROGRAMMABLE PRESCALER

A software programmable prescaler is available for exclusive use with Timer0. The prescaler is enabled by clearing the PSA bit of the OPTION register.

Note:	The Watchdog Timer (WDT) uses its own							
	independent prescaler.							

There are eight prescaler options for the Timer0 module ranging from 1:2 to 1:256. The prescale values are selectable via the PS<2:0> bits of the OPTION register. In order to have a 1:1 prescaler value for the Timer0 module, the prescaler must be disabled by setting the PSA bit of the OPTION register.

The prescaler is not readable or writable. All instructions writing to the TMR0 register will clear the prescaler.

## 20.1.4 TIMER0 INTERRUPT

Timer0 will generate an interrupt when the TMR0 register overflows from FFh to 00h. The TMR0IF interrupt flag bit of the INTCON register is set every time the TMR0 register overflows, regardless of whether or not the Timer0 interrupt is enabled. The TMR0IF bit can only be cleared in software. The Timer0 interrupt enable is the TMR0IE bit of the INTCON register.

Note:	The Timer0 interrupt cannot wake the							
	processor from Sleep since the timer is							
	frozen during Sleep.							

### 20.1.5 8-BIT COUNTER MODE SYNCHRONIZATION

When in 8-Bit Counter mode, the incrementing edge on the T0CKI pin must be synchronized to the instruction clock. Synchronization can be accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the instruction clock. The high and low periods of the external clocking source must meet the timing requirements as shown in Section 30.0 "Electrical Specifications".

## 20.1.6 OPERATION DURING SLEEP

Timer0 cannot operate while the processor is in Sleep mode. The contents of the TMR0 register will remain unchanged while the processor is in Sleep mode.

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1				
WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>					
bit 7							bit C				
Legend:											
R = Readable		W = Writable		•	mented bit, read						
u = Bit is uncł	-	x = Bit is unk		-n/n = Value	at POR and BC	R/Value at all c	other Resets				
'1' = Bit is set		'0' = Bit is cle	eared								
bit 7		ak Pull-up Ena									
			· · ·	MCLR, if it is a later with the second secon	,						
bit 6		•	-		i values						
		INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of RB0/INT pin									
	•	0 = Interrupt on falling edge of RB0/INT pin									
bit 5	TMR0CS: Tir	mer0 Clock So	urce Select bit								
	1 = Transitio	n on RA4/T0Cl	<i pin<="" td=""><td></td><td></td><td></td><td></td></i>								
		nstruction cycle		4)							
bit 4		TMR0SE: Timer0 Source Edge Select bit									
	<ul> <li>1 = Increment on high-to-low transition on T0CKI pin</li> <li>0 = Increment on low-to-high transition on T0CKI pin</li> </ul>										
bit 3		PSA: Prescaler Assignment bit									
bit o		1 = Prescaler is not assigned to the Timer0 module									
		r is assigned to									
bit 2-0	<b>PS&lt;2:0&gt;:</b> Pre	escaler Rate S	elect bits								
	Bit	Value Timer0	Rate								
		000 1:2	2								
		001 1:4									
		010 1:8 011 1:7									
		100 1:3									

# REGISTER 20-1: OPTION\_REG: OPTION REGISTER

TABLE 20-1: SU	UMMARY OF REGISTERS	ASSOCIATED WITH TIMER0
----------------	---------------------	------------------------

1:64

1:128

1:256

101

110 111

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CPSCON0	CPSON	CPSRM	—	_	CPSRNG1	CPSRNG0	CPSOUT	T0XCS	302
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	86
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA	PS2	PS1	PS0	164
TMR0	Timer0 Module Register								162*
TRISA	—	—	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	117

**Legend:** — = Unimplemented locations, read as '0'. Shaded cells are not used by the Timer0 module.


\* Page provides register information.

# 21.0 TIMER1 MODULE WITH GATE CONTROL

The Timer1 module is a 16-bit timer/counter with the following features:

- 16-bit timer/counter register pair (TMR1H:TMR1L)
- Programmable internal or external clock source
- 2-bit prescaler
- · Dedicated 32 kHz oscillator circuit
- · Optionally synchronized comparator out
- Multiple Timer1 gate (count enable) sources
- · Interrupt on overflow
- Wake-up on overflow (external clock, Asynchronous mode only)
- Time base for the Capture/Compare function
- Special Event Trigger (with CCP/ECCP)
- Selectable Gate Source Polarity

- Gate Toggle mode
- Gate Single-pulse mode
- Gate Value Status
- Gate Event Interrupt
- Figure 21-1 is a block diagram of the Timer1 module.



## FIGURE 21-1: TIMER1 BLOCK DIAGRAM

# 21.1 Timer1 Operation

The Timer1 module is a 16-bit incrementing counter which is accessed through the TMR1H:TMR1L register pair. Writes to TMR1H or TMR1L directly update the counter.

When used with an internal clock source, the module is a timer and increments on every instruction cycle. When used with an external clock source, the module can be used as either a timer or counter and increments on every selected edge of the external source.

Timer1 is enabled by configuring the TMR1ON and TMR1GE bits in the T1CON and T1GCON registers, respectively. Table 21-1 displays the Timer1 enable selections.

TABLE 21-1:	TIMER1 ENABLE
	SELECTIONS

TMR10N	TMR1GE	Timer1 Operation	
0	0	Off	
0	1	Off	
1	0	Always On	
1	1	Count Enabled	

# 21.2 Clock Source Selection

The TMR1CS<1:0> and T1OSCEN bits of the T1CON register are used to select the clock source for Timer1. Table 21-2 displays the clock source selections.

#### 21.2.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected the TMR1H:TMR1L register pair will increment on multiples of Fosc as determined by the Timer1 prescaler.

When the Fosc internal clock source is selected, the Timer1 register value will increment by four counts every instruction clock cycle. Due to this condition, a 2 LSB error in resolution will occur when reading the Timer1 value. To utilize the full resolution of Timer1, an asynchronous input signal must be used to gate the Timer1 clock input.

The following asynchronous sources may be used:

- Asynchronous event on the T1G pin to Timer1
   Gate
- · C1 or C2 comparator input to Timer1 Gate

### 21.2.2 EXTERNAL CLOCK SOURCE

When the external clock source is selected, the Timer1 module may work as a timer or a counter.

When enabled to count, Timer1 is incremented on the rising edge of the external clock input T1CKI or the capacitive sensing oscillator signal. Either of these external clock sources can be synchronized to the microcontroller system clock or they can run asynchronously.

When used as a timer with a clock oscillator, an external 32.768 kHz crystal can be used in conjunction with the dedicated internal oscillator circuit.

- **Note:** In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge after any one or more of the following conditions:
  - Timer1 enabled after POR
  - Write to TMR1H or TMR1L
  - Timer1 is disabled
  - Timer1 is disabled (TMR1ON = 0) when T1CKI is high then Timer1 is enabled (TMR1ON=1) when T1CKI is low.

TMR1CS1	TMR1CS0	T1OSCEN	Clock Source
0	1	x	System Clock (Fosc)
0	0	x	Instruction Clock (Fosc/4)
1	1	x	Capacitive Sensing Oscillator
1	0	0	External Clocking on T1CKI Pin
1	0	1	Osc.Circuit On T1OSI/T1OSO Pins

## TABLE 21-2: CLOCK SOURCE SELECTIONS

# 21.3 Timer1 Prescaler

Timer1 has four prescaler options allowing 1, 2, 4 or 8 divisions of the clock input. The T1CKPS bits of the T1CON register control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMR1H or TMR1L.

# 21.4 Timer1 Oscillator

A dedicated low-power 32.768 kHz oscillator circuit is built-in between pins T1OSI (input) and T1OSO (amplifier output). This internal circuit is to be used in conjunction with an external 32.768 kHz crystal.

The oscillator circuit is enabled by setting the T1OSCEN bit of the T1CON register. The oscillator will continue to run during Sleep.

Note:	The oscillator requires a start-up and
	stabilization time before use. Thus,
	T1OSCEN should be set and a suitable
	delay observed prior to enabling Timer1.

# 21.5 Timer1 Operation in Asynchronous Counter Mode

If control bit T1SYNC of the T1CON register is set, the external clock input is not synchronized. The timer increments asynchronously to the internal phase clocks. If external clock source is selected then the timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (see Section 21.5.1 "Reading and Writing Timer1 in Asynchronous Counter Mode").

Note:	When switching from synchronous to
	asynchronous operation, it is possible to
	skip an increment. When switching from
	asynchronous to synchronous operation,
	it is possible to produce an additional
	increment.

### 21.5.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the TMR1H:TMR1L register pair.

# 21.6 Timer1 Gate

Timer1 can be configured to count freely or the count can be enabled and disabled using Timer1 Gate circuitry. This is also referred to as Timer1 Gate Enable.

Timer1 Gate can also be driven by multiple selectable sources.

## 21.6.1 TIMER1 GATE ENABLE

The Timer1 Gate Enable mode is enabled by setting the TMR1GE bit of the T1GCON register. The polarity of the Timer1 Gate Enable mode is configured using the T1GPOL bit of the T1GCON register.

When Timer1 Gate Enable mode is enabled, Timer1 will increment on the rising edge of the Timer1 clock source. When Timer1 Gate Enable mode is disabled, no incrementing will occur and Timer1 will hold the current count. See Figure 21-3 for timing details.

### TABLE 21-3: TIMER1 GATE ENABLE SELECTIONS

T1CLK	T1GPOL	T1G	Timer1 Operation
$\uparrow$	0	0	Counts
$\uparrow$	0	1	Holds Count
$\uparrow$	1	0	Holds Count
$\uparrow$	1	1	Counts

### 21.6.2 TIMER1 GATE SOURCE SELECTION

The Timer1 Gate source can be selected from one of four different sources. Source selection is controlled by the T1GSS bits of the T1GCON register. The polarity for each available source is also selectable. Polarity selection is controlled by the T1GPOL bit of the T1GCON register.

TABLE 21-4: TIMER1 GATE SOURCES

T1GSS	Timer1 Gate Source
00	Timer1 Gate Pin
01	Overflow of Timer0 (TMR0 increments from FFh to 00h)
10	Comparator 1 Output sync_C1OUT (optionally Timer1 synchronized output)
11	Comparator 2 Output sync_C2OUT (optionally Timer1 synchronized output)

<sup>© 2010-2015</sup> Microchip Technology Inc.

# 21.6.2.1 T1G Pin Gate Operation

The T1G pin is one source for Timer1 Gate Control. It can be used to supply an external source to the Timer1 Gate circuitry.

### 21.6.2.2 Timer0 Overflow Gate Operation

When Timer0 increments from FFh to 00h, a low-to-high pulse will automatically be generated and internally supplied to the Timer1 Gate circuitry.

### 21.6.2.3 Comparator C1 Gate Operation

The output resulting from a Comparator 1 operation can be selected as a source for Timer1 Gate Control. The Comparator 1 output (sync\_C1OUT) can be synchronized to the Timer1 clock or left asynchronous. For more information see Section 19.4.1 "Comparator Output Synchronization".

## 21.6.2.4 Comparator C2 Gate Operation

The output resulting from a Comparator 2 operation can be selected as a source for Timer1 Gate Control. The Comparator 2 output (sync\_C2OUT) can be synchronized to the Timer1 clock or left asynchronous. For more information see Section 19.4.1 "Comparator Output Synchronization".

## 21.6.3 TIMER1 GATE TOGGLE MODE

When Timer1 Gate Toggle mode is enabled, it is possible to measure the full-cycle length of a Timer1 gate signal, as opposed to the duration of a single level pulse.

The Timer1 Gate source is routed through a flip-flop that changes state on every incrementing edge of the signal. See Figure 21-4 for timing details.

Timer1 Gate Toggle mode is enabled by setting the T1GTM bit of the T1GCON register. When the T1GTM bit is cleared, the flip-flop is cleared and held clear. This is necessary in order to control which edge is measured.

Note:	Enabling Toggle mode at the same time
	as changing the gate polarity may result in
	indeterminate operation.

### 21.6.4 TIMER1 GATE SINGLE-PULSE MODE

When Timer1 Gate Single-Pulse mode is enabled, it is possible to capture a single pulse gate event. Timer1 Gate Single-Pulse mode is first enabled by setting the T1GSPM bit in the T1GCON register. Next, the T1GGO/DONE bit in the T1GCON register must be set. The Timer1 will be fully enabled on the next incrementing edge. On the next trailing edge of the pulse, the T1GGO/DONE bit will automatically be cleared. No other gate events will be allowed to increment Timer1 until the T1GGO/DONE bit is once again set in software. See Figure 21-5 for timing details.

If the Single Pulse Gate mode is disabled by clearing the T1GSPM bit in the T1GCON register, the T1GGO/DONE bit should also be cleared.

Enabling the Toggle mode and the Single-Pulse mode simultaneously will permit both sections to work together. This allows the cycle times on the Timer1 Gate source to be measured. See Figure 21-6 for timing details.

# 21.6.5 TIMER1 GATE VALUE STATUS

When Timer1 Gate Value Status is utilized, it is possible to read the most current level of the gate control value. The value is stored in the T1GVAL bit in the T1GCON register. The T1GVAL bit is valid even when the Timer1 Gate is not enabled (TMR1GE bit is cleared).

## 21.6.6 TIMER1 GATE EVENT INTERRUPT

When Timer1 Gate Event Interrupt is enabled, it is possible to generate an interrupt upon the completion of a gate event. When the falling edge of T1GVAL occurs, the TMR1GIF flag bit in the PIR1 register will be set. If the TMR1GIE bit in the PIE1 register is set, then an interrupt will be recognized.

The TMR1GIF flag bit operates even when the Timer1 Gate is not enabled (TMR1GE bit is cleared).

#### 21.7 **Timer1 Interrupt**

The Timer1 register pair (TMR1H:TMR1L) increments to FFFFh and rolls over to 0000h. When Timer1 rolls over, the Timer1 interrupt flag bit of the PIR1 register is set. To enable the interrupt on rollover, you must set these bits:

- TMR1ON bit of the T1CON register
- TMR1IE bit of the PIE1 register
- · PEIE bit of the INTCON register
- · GIE bit of the INTCON register

The interrupt is cleared by clearing the TMR1IF bit in the Interrupt Service Routine.

The TMR1H:TMR1L register pair and the Note: TMR1IF bit should be cleared before enabling interrupts.

#### 21.8 **Timer1 Operation During Sleep**

Timer1 can only operate during Sleep when setup in Asynchronous Counter mode. In this mode, an external crystal or clock source can be used to increment the counter. To set up the timer to wake the device:

- TMR1ON bit of the T1CON register must be set
- TMR1IE bit of the PIE1 register must be set
- PEIE bit of the INTCON register must be set
- T1SYNC bit of the T1CON register must be set
- TMR1CS bits of the T1CON register must be configured
- T1OSCEN bit of the T1CON register must be configured

The device will wake-up on an overflow and execute the next instructions. If the GIE bit of the INTCON register is set, the device will call the Interrupt Service Routine.

Timer1 oscillator will continue to operate in Sleep regardless of the  $\overline{\text{T1SYNC}}$  bit setting.

#### 21.9 ECCP/CCP Capture/Compare Time Base

The CCP1 module uses the TMR1H:TMR1L register pair as the time base when operating in Capture or Compare mode.

In Capture mode, the value in the TMR1H:TMR1L register pair is copied into the CCPR1H:CCPR1L register pair on a configured event.

In Compare mode, an event is triggered when the value CCPR1H:CCPR1L register pair matches the value in the TMR1H:TMR1L register pair. This event can be a Special Event Trigger.

For more information, see Section 24.0 "Capture/Compare/PWM Modules".

# 21.10 ECCP/CCP Special Event Trigger


When any of the CCP's are configured to trigger a special event, the trigger will clear the TMR1H:TMR1L register pair. This special event does not cause a Timer1 interrupt. The CCP module may still be configured to generate a CCP interrupt.

In this mode of operation, the CCPR1H:CCPR1L register pair becomes the period register for Timer1.


Timer1 should be synchronized and Fosc/4 should be selected as the clock source in order to utilize the Special Event Trigger. Asynchronous operation of Timer1 can cause a Special Event Trigger to be missed.

In the event that a write to TMR1H or TMR1L coincides with a Special Event Trigger from the CCP, the write will take precedence.

For more information, see Section 16.2.5 "Special Event Trigger".



#### **FIGURE 21-2:** TIMER1 INCREMENTING EDGE



# FIGURE 21-4: TIMER1 GATE TOGGLE MODE




FIGURE 21-5:	TIMER1 GATE SINGLE-PULSE MODE
TMR1GE	
T1GPOL	
T1GSPM	
T1GG <u>O/</u> DONE	Set by software Cleared by hardware on falling edge of T1GVAL
T1G_IN	Counting enabled on rising edge of T1G
Т1СКІ	
T1GVAL	
Timer1	N N + 1 N + 2
TMR1GIF	Cleared by software Cleared by hardware on falling edge of T1GVAL

FIGURE 21-6:	TIMER1 GATE SINGLI	E-PULSE AND TOGGLE COMBINED MODE
TMR1GE		
T1GPOL		
T1GSPM		
T1GTM		
T1GG <u>O/</u> DONE	✓ Set by software Counting enabled	on
T1G_IN	rising edge of T1	
Т1СКІ		
T1GVAL		
Timer1	Ν	N + 1 N + 2 N + 3 N + 4
TMR1GIF	<ul> <li>Cleared by software</li> </ul>	Set by hardware onCleared by falling edge of T1GVAL →Software

# 

# 21.11 Timer1 Control Register

The Timer1 Control register (T1CON), shown in Register 21-1, is used to control Timer1 and select the various features of the Timer1 module.

## REGISTER 21-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	U-0	R/W-0/u
TMR1CS<1:0>		T1CKPS<1:0>		T1SYNC	-	TMR10N
						bit 0
bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
anged	x = Bit is unkr	nown	-n/n = Value a	t POR and BO	R/Value at all o	other Resets
	'0' = Bit is clea	ared				
	S<1:0>	S<1:0> T1CKP bit W = Writable anged x = Bit is unkr	S<1:0> T1CKPS<1:0>	S<1:0>     T1CKPS<1:0>     T1OSCEN       bit     W = Writable bit     U = Unimplem anged       x = Bit is unknown     -n/n = Value anged	S<1:0>T1CKPS<1:0>T1OSCENT1SYNCbitW = Writable bitU = Unimplemented bit, read -n/n = Value at POR and BO	S<1:0>       T1CKPS<1:0>       T1OSCEN       T1SYNC       —         bit       W = Writable bit       U = Unimplemented bit, read as '0'         anged       x = Bit is unknown       -n/n = Value at POR and BOR/Value at all of

bit 7-6	TMR1CS<1:0>: Timer1 Clock Source Select bits
	11 = Timer1 clock source is Capacitive Sensing Oscillator (CAPOSC)
	10 = Timer1 clock source is pin or oscillator:
	$\frac{\text{If } T10SCEN = 0}{2}$
	External clock from T1CKI pin (on the rising edge)
	<u>If T1OSCEN = 1</u> : Crystal oscillator on T1OSI/T1OSO pins
	01 = Timer1 clock source is system clock (Fosc)
	00 = Timer1 clock source is instruction clock (Fosc/4)
bit 5-4	T1CKPS<1:0>: Timer1 Input Clock Prescale Select bits
	11 = 1:8 Prescale value
	10 = 1:4 Prescale value
	01 = 1:2 Prescale value
	00 = 1:1 Prescale value
bit 3	T1OSCEN: LP Oscillator Enable Control bit
	1 = Dedicated Timer1 oscillator circuit enabled
	0 = Dedicated Timer1 oscillator circuit disabled
bit 2	T1SYNC: Timer1 External Clock Input Synchronization Control bit
	$\underline{TMR1CS<1:0>=1X}$
	1 = Do not synchronize external clock input
	0 = Synchronize external clock input with system clock (Fosc)
	$\underline{TMR1CS} = 0X$
	This bit is ignored.
bit 1	Unimplemented: Read as '0'
bit 0	TMR1ON: Timer1 On bit
	1 = Enables Timer1
	0 = Stops Timer1
	Clears Timer1 Gate flip-flop

# 21.12 Timer1 Gate Control Register

The Timer1 Gate Control register (T1GCON), shown in Register 21-2, is used to control Timer1 Gate.

R/W-0/u	R/W-0/u	R/W-0/u	R/W-0/u	R/W/HC-0/u	R-x/x	R/W-0/u	R/W-0/u	
TMR1GE	T1GPOL	T1GTM	T1GSPM	T <u>1GGO</u> / DONE	T1GVAL	T1GS	S<1:0>	
bit 7		·				·	bit C	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'		
u = Bit is uncl	hanged	x = Bit is unkr	nown	-n/n = Value a	t POR and BC	R/Value at all o	other Resets	
'1' = Bit is set		'0' = Bit is cleared		HC = Bit is cleared by hardware				
bit 7	<b>TMR1GE:</b> Timer1 Gate Enable bit <u>If TMR1ON = 0</u> : This bit is ignored <u>If TMR1ON = 1</u> : 1 = Timer1 counting is controlled by the Timer1 gate function 0 = Timer1 counts regardless of Timer1 gate function							
bit 6	<b>T1GPOL:</b> Timer1 Gate Polarity bit 1 = Timer1 gate is active-high (Timer1 counts when gate is high) 0 = Timer1 gate is active-low (Timer1 counts when gate is low)							
bit 5	<b>T1GTM</b> : Timer1 Gate Toggle Mode bit 1 = Timer1 Gate Toggle mode is enabled 0 = Timer1 Gate Toggle mode is disabled and toggle flip flop is cleared Timer1 gate flip-flop toggles on every rising edge.							
bit 4	<b>T1GSPM:</b> Timer1 Gate Single-Pulse Mode bit 1 = Timer1 gate Single-Pulse mode is enabled and is controlling Timer1 gate 0 = Timer1 gate Single-Pulse mode is disabled							
bit 3	<b>T1GGO/DONE:</b> Timer1 Gate Single-Pulse Acquisition Status bit 1 = Timer1 gate single-pulse acquisition is ready, waiting for an edge 0 = Timer1 gate single-pulse acquisition has completed or has not been started							
bit 2	<b>T1GVAL:</b> Timer1 Gate Current State bit Indicates the current state of the Timer1 gate that could be provided to TMR1H:TMR1L. Unaffected by Timer1 Gate Enable (TMR1GE).							
bit 1-0	<b>T1GSS&lt;1:0&gt;:</b> Timer1 Gate Source Select bits 00 = Timer1 Gate pin 01 = Timer0 overflow output 10 = Comparator 1 optionally synchronized output (sync_C1OUT) 11 = Comparator 2 optionally synchronized output (sync_C2OUT)							

# REGISTER 21-2: T1GCON: TIMER1 GATE CONTROL REGISTER

	-	_				-	-		-
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA		_	_	ANSA4	—	ANSA2	ANSA1	ANSA0	118
CCP1CON	P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	213
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	86
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	87
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	89
TMR1H	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register						169*		
TMR1L	Holding Re	gister for the	Least Sign	ificant Byte	of the 16-bit	TMR1 Reg	ister		169*
TRISA			TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	117
T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	_	TMR10N	173
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/ DONE	T1GVAL	T1GSS1	T1GSS0	174

<b>TABLE 21-5:</b>	SUMMARY OF REGISTERS ASSOCIATED WITH TIMER1
--------------------	---

**Legend:** — = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

\* Page provides register information.

Note 1: PIC16(L)F1823 only.


# 22.0 TIMER2 MODULE

The Timer2 module incorporate the following features:

- 8-bit Timer and Period registers (TMR2 and PR2, respectively)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16, and 1:64)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMR2 match with PR2, respectively
- Optional use as the shift clock for the MSSP1 modules (Timer2 only)

See Figure 22-1 for a block diagram of Timer2.





# 22.1 Timer2 Operation


The clock input to the Timer2 modules is the system instruction clock (Fosc/4).

TMR2 increments from 00h on each clock edge.

A 4-bit counter/prescaler on the clock input allows direct input, divide-by-4 and divide-by-16 prescale options. These options are selected by the prescaler control bits, T2CKPS<1:0> of the T2CON register. The value of TMR2 is compared to that of the Period register, PR2, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal also resets the value of TMR2 to 00h on the next cycle and drives the output counter/postscaler (see Section 22.2 "Timer2 Interrupt").

The TMR2 and PR2 registers are both directly readable and writable. The TMR2 register is cleared on any device Reset, whereas the PR2 register initializes to FFh. Both the prescaler and postscaler counters are cleared on the following events:

- a write to the TMR2 register
- a write to the T2CON register
- · Power-on Reset (POR)
- Brown-out Reset (BOR)
- MCLR Reset
- Watchdog Timer (WDT) Reset
- Stack Overflow Reset
- Stack Underflow Reset
- RESET Instruction



# 22.2 Timer2 Interrupt

Timer2 can also generate an optional device interrupt. The Timer2 output signal (TMR2-to-PR2 match) provides the input for the 4-bit counter/postscaler. This counter generates the TMR2 match interrupt flag which is latched in TMR2IF of the PIR1 register. The interrupt is enabled by setting the TMR2 Match Interrupt Enable bit, TMR2IE of the PIE1 register.

A range of 16 postscale options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, T2OUTPS<3:0>, of the T2CON register.

# 22.3 Timer2 Output

The unscaled output of TMR2 is available primarily to the CCP1 module, where it is used as a time base for operations in PWM mode.

Timer2 can be optionally used as the shift clock source for the MSSP1 module operating in SPI mode. Additional information is provided in Section 25.1 "Master SSP (MSSP1) Module Overview"

# 22.4 Timer2 Operation During Sleep

The Timer2 timers cannot be operated while the processor is in Sleep mode. The contents of the TMR2 and PR2 registers will remain unchanged while the processor is in Sleep mode.

#### U-0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 T2OUTPS<3:0> TMR2ON T2CKPS<1:0> \_\_\_\_ bit 7 Legend: R = Readable bit U = Unimplemented bit, read as '0' W = Writable bit u = Bit is unchanged x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Resets '1' = Bit is set '0' = Bit is cleared

#### REGISTER 22-1: **T2CON: TIMER2 CONTROL REGISTER**

T = Bit is set	0 = Bit is cleared
bit 7	Unimplemented: Read as '0'
bit 6-3	T2OUTPS<3:0>: Timer2 Output Postscaler Select bits
	0000 = 1:1 Postscaler
	0001 = 1:2 Postscaler
	0010 = 1:3 Postscaler
	0011 = 1:4 Postscaler
	0100 = 1:5 Postscaler
	0101 = 1:6 Postscaler
	0110 = 1:7 Postscaler
	0111 = 1:8 Postscaler
	1000 = 1:9 Postscaler 1001 = 1:10 Postscaler
	1001 = 1:11  Postscaler
	1010 = 1.112 Postscaler
	1100 = 1:13 Postscaler
	1101 = 1:14 Postscaler
	1110 = 1:15 Postscaler
	1111 = 1:16 Postscaler
bit 2	TMR2ON: Timer2 On bit
	1 = Timer2 is on
	0 = Timer2 is off
bit 1-0	T2CKPS<1:0>: Timer2 Clock Prescale Select bits
	00 = Prescaler is 1
	01 = Prescaler is 4
	10 = Prescaler is 16
	11 = Prescaler is 64

R/W-0/0

bit 0

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	86
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	87
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	89
PR2	Timer2 Module Period Register						176*		
T2CON	_	T2OUTPS<3:0> TMR2ON T2CKPS1 T2CKPS0					178		
TMR2	Holding Register for the 8-bit TMR2 Register							176*	

TABLE 22-1: S	SUMMARY OF REGISTERS ASSOCIATED WITH TIMER2
---------------	---

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for Timer2 module.

\* Page provides register information.

# 23.0 DATA SIGNAL MODULATOR

The Data Signal Modulator (DSM) is a peripheral which allows the user to mix a data stream, also known as a modulator signal, with a carrier signal to produce a modulated output.

Both the carrier and the modulator signals are supplied to the DSM module either internally, from the output of a peripheral, or externally through an input pin.

The modulated output signal is generated by performing a logical "AND" operation of both the carrier and modulator signals and then provided to the MDOUT pin.

The carrier signal is comprised of two distinct and separate signals. A carrier high (CARH) signal and a carrier low (CARL) signal. During the time in which the modulator (MOD) signal is in a logic high state, the DSM mixes the carrier high signal with the modulator signal. When the modulator signal is in a logic low state, the DSM mixes the carrier low signal with the modulator signal.

Using this method, the DSM can generate the following types of Key Modulation schemes:


- Frequency-Shift Keying (FSK)
- Phase-Shift Keying (PSK)
- On-Off Keying (OOK)

Additionally, the following features are provided within the DSM module:

- · Carrier Synchronization
- · Carrier Source Polarity Select
- Carrier Source Pin Disable
- Programmable Modulator Data
- Modulator Source Pin Disable
- Modulated Output Polarity Select
- Slew Rate Control

Figure 23-1 shows a Simplified Block Diagram of the Data Signal Modulator peripheral.





#### 23.1 DSM Operation

The DSM module can be enabled by setting the MDEN bit in the MDCON register. Clearing the MDEN bit in the MDCON register, disables the DSM module by automatically switching the carrier high and carrier low signals to the Vss signal source. The modulator signal source is also switched to the MDBIT in the MDCON register. This not only assures that the DSM module is inactive, but that it is also consuming the least amount of current.

The values used to select the carrier high, carrier low, and modulator sources held by the Modulation Source, Modulation High Carrier, and Modulation Low Carrier control registers are not affected when the MDEN bit is cleared and the DSM module is disabled. The values inside these registers remain unchanged while the DSM is inactive. The sources for the carrier high, carrier low and modulator signals will once again be selected when the MDEN bit is set and the DSM module is again enabled and active.

The modulated output signal can be disabled without shutting down the DSM module. The DSM module will remain active and continue to mix signals, but the output value will not be sent to the MDOUT pin. During the time that the output is disabled, the MDOUT pin will remain low. The modulated output can be disabled by clearing the MDOE bit in the MDCON register.

#### 23.2 Modulator Signal Sources

The modulator signal can be supplied from the following sources:

- CCP1 Signal
- MSSP1 SDO1 Signal (SPI mode Only)
- Comparator C1 Signal
- Comparator C2 Signal (PIC16(L)F1823 only)
- EUSART TX Signal
- External Signal on MDMIN pin
- MDBIT bit in the MDCON register

The modulator signal is selected by configuring the MDMS <3:0> bits in the MDSRC register.

#### 23.3 Carrier Signal Sources

The carrier high signal and carrier low signal can be supplied from the following sources:

- CCP1 Signal
- · Reference Clock Module Signal
- External Signal on MDCIN1 pin
- External Signal on MDCIN2 pin
- Vss


The carrier high signal is selected by configuring the MDCH <3:0> bits in the MDCARH register. The carrier low signal is selected by configuring the MDCL <3:0> bits in the MDCARL register.

#### 23.4 Carrier Synchronization


During the time when the DSM switches between carrier high and carrier low signal sources, the carrier data in the modulated output signal can become truncated. To prevent this, the carrier signal can be synchronized to the modulator signal. When synchronization is enabled, the carrier pulse that is being mixed at the time of the transition is allowed to transition low before the DSM switches over to the next carrier source.

Synchronization is enabled separately for the carrier high and carrier low signal sources. Synchronization for the carrier high signal can be enabled by setting the MDCHSYNC bit in the MDCARH register. Synchronization for the carrier low signal can be enabled by setting the MDCLSYNC bit in the MDCARL register.

Figure 23-1 through Figure 23-5 show timing diagrams of using various synchronization methods.



#### EXAMPLE 23-1: NO SYNCHRONIZATION (MDSHSYNC = 0, MDCLSYNC = 0)



#### FIGURE 23-3: CARRIER HIGH SYNCHRONIZATION (MDSHSYNC = 1, MDCLSYNC = 0)





FIGURE 23-4:	CARRIER LOW SYNCHRONIZATION (MDSHSYNC = 0, MDCLSYNC = 1)
Carrier High (CARH)	
Carrier Low (CARL)	
Modulator (MOD)	
MDCHSYNC = 0 MDCLSYNC = 1	
Active Carrier State	CARH X CARL CARH X CARL



#### 23.5 Carrier Source Polarity Select

The signal provided from any selected input source for the carrier high and carrier low signals can be inverted. Inverting the signal for the carrier high source is enabled by setting the MDCHPOL bit of the MDCARH register. Inverting the signal for the carrier low source is enabled by setting the MDCLPOL bit of the MDCARL register.

#### 23.6 Carrier Source Pin Disable

Some peripherals assert control over their corresponding output pin when they are enabled. For example, when the CCP1 module is enabled, the output of CCP1 is connected to the CCP1 pin.

This default connection to a pin can be disabled by setting the MDCHODIS bit in the MDCARH register for the carrier high source and the MDCLODIS bit in the MDCARL register for the carrier low source.

#### 23.7 Programmable Modulator Data

The MDBIT of the MDCON register can be selected as the source for the modulator signal. This gives the user the ability to program the value used for modulation.

#### 23.8 Modulator Source Pin Disable

The modulator source default connection to a pin can be disabled by setting the MDMSODIS bit in the MDSRC register.

#### 23.9 Modulated Output Polarity

The modulated output signal provided on the MDOUT pin can also be inverted. Inverting the modulated output signal is enabled by setting the MDOPOL bit of the MDCON register.

#### 23.10 Slew Rate Control

The slew rate limitation on the output port pin can be disabled. The slew rate limitation can be removed by clearing the MDSLR bit in the MDCON register.

#### 23.11 Operation in Sleep Mode

The DSM module is not affected by Sleep mode. The DSM can still operate during Sleep, if the Carrier and Modulator input sources are also still operable during Sleep.

#### 23.12 Effects of a Reset

Upon any device Reset, the Data Signal Modulator module is disabled. The user's firmware is responsible for initializing the module before enabling the output. The registers are reset to their default values.

R/W-0/0	R/W-0/0	R/W-1/1	R/W-0/0	R-0/0	U-0	U-0	R/W-0/0				
MDEN	MDOE	MDSLR	MDOPOL	MDOUT	—	—	MDBIT				
bit 7							bit 0				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimplei	mented bit, read	as '0'					
u = Bit is und	changed	x = Bit is unk	nown	-n/n = Value	at POR and BOP	R/Value at all	other Resets				
'1' = Bit is se	et	'0' = Bit is cle	eared								
bit 7	MDEN: Mod	ulator Module E	Enable bit								
		1 = Modulator module is enabled and mixing input signals									
		or module is di		•							
bit 6	MDOE: Mod	ulator Module I	Pin Output Ena	ible bit							
		<ul> <li>1 = Modulator pin output enabled</li> <li>0 = Modulator pin output disabled</li> </ul>									
		• •		,							
bit 5		OUT Pin Slew	0								
		<ul> <li>1 = MDOUT pin slew rate limiting enabled</li> <li>0 = MDOUT pin slew rate limiting disabled</li> </ul>									
bit 4			0								
		IDOPOL: Modulator Output Polarity Select bit = Modulator output signal is inverted									
		or output signa		d							
bit 3	MDOUT: Mo	dulator Output	bit								
	Displays the	current output	value of the M	odulator modu	le. <sup>(1)</sup>						
bit 2-1	Unimpleme	nted: Read as	'0'								
bit 0 <b>MDBIT:</b> Allows software to manually set modulation source input to module <sup>(2)</sup>											
		1 = Modulator uses High Carrier source									
	0 = Modulat	or uses Low Ca	arrier source								
Note 1: ⊤	he modulated ou	utput frequency	can be greate	r and asynchro	onous from the c	lock that upd	ates this				
re	egister bit, the bi	t value may not	be valid for hi	gher speed mo	odulator or carrie	er signals.					

#### REGISTER 23-1: MDCON: MODULATION CONTROL REGISTER

2: MDBIT must be selected as the modulation source in the MDSRC register for this operation.

R/W-x/u	U-0	U-0	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
MDMSODIS	—	—	_		MDMS	6<3:0>	
bit 7	•						bit 0
Legend:							
R = Readable I	bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
u = Bit is uncha	anged	x = Bit is unkn	iown	-n/n = Value a	at POR and BO	R/Value at all c	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7	MDMSODIS:	Modulation So	urce Output I	Disable bit			
	1 = Output si	gnal driving the	e peripheral c	output pin (selec	ted by MDMS<	3:0>) is disable	ed
	0 = Output si	gnal driving the	e peripheral c	output pin (selec	ted by MDMS<	3:0>) is enable	d
bit 6-4	Unimplemen	ted: Read as 'o	כ'				
bit 3-0	MDMS<3:0>	Modulation Sou	urce Selectio	n bits			
	1111 = Res	erved. No char	nnel connecte	ed.			
		erved. No char					
		erved. No char					
		erved. No char					
		erved. No char ART TX output		ea.			
		erved. No chan					
		SP1 SDO1 outp					
				1823 only. PIC12	2(I.)F1822: Rese	erved, no chanr	el connected.)
		parator 1 outpu	,		-(_). :0, :000		
		erved. No char		ed.			
	0100 = Rese	erved. No char	nnel connecte	ed.			
	0011 = Res	erved. No char	nnel connecte	ed.			
	0010 = CCF	1 output (PWN	1 Output mod	le only)			
	0001 = MDN						
	0000 = MDE	BIT bit of MDCC	ON register is	modulation sou	urce		

#### REGISTER 23-2: MDSRC: MODULATION SOURCE CONTROL REGISTER

Note 1: Narrowed carrier pulse widths or spurs may occur in the signal stream if the carrier is not synchronized.

R/W-x/u	R/W-x/u	R/W-x/u	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u		
MDCHODIS	MDCHPOL	MDCHSYNC	_		MDCH	1<3:0>			
bit 7				·			bit		
Legend:									
R = Readable	bit	W = Writable bit	t	U = Unimplen	nented bit, read	l as '0'			
u = Bit is unch	anged	x = Bit is unknow	wn	-n/n = Value a	at POR and BO	R/Value at all o	other Resets		
'1' = Bit is set		'0' = Bit is cleare	ed						
bit 7		Modulator High (		•					
	<ul> <li>1 = Output signal driving the peripheral output pin (selected by MDCH&lt;3:0&gt;) is disabled</li> <li>0 = Output signal driving the peripheral output pin (selected by MDCH&lt;3:0&gt;) is enabled</li> </ul>								
		• • •	•		ted by MDCH<	3:0>) is enable	bd		
bit 6	MDCHPOL: Modulator High Carrier Polarity Select bit								
	<ol> <li>Selected high carrier signal is inverted</li> <li>Selected high carrier signal is not inverted</li> </ol>								
		•							
bit 5	MDCHSYNC: Modulator High Carrier Synchronization Enable bit								
	1 = Modulator waits for a falling edge on the high time carrier signal before allowing a switch to the low time carrier								
	0 = Modulator Output is not synchronized to the high time carrier signal <sup>(1)</sup>								
bit 4		nted: Read as '0'		<b>J</b>					
bit 3-0	-	Modulator Data H	ligh Carrie	r Selection bits	[1]				
		erved. No chann	•						
	•								
	•								
	•								
	0101 = Reserved. No channel connected. 0100 = CCP1 output (PWM Output mode only)								
		erence Clock mod							
		CIN2 port pin	iuie signai						
		CIN1 port pin							
	0000 = Vss								

#### REGISTER 23-3: MDCARH: MODULATION HIGH CARRIER CONTROL REGISTER

Note 1: Narrowed carrier pulse widths or spurs may occur in the signal stream if the carrier is not synchronized.

R/W-x/u	R/W-x/u	R/W-x/u	U-0	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u		
MDCLODIS MDCLPOL MDCLSYNC - MDCL<3:0>									
bit 7							bit 0		
Legend:									
R = Readable I	pit	W = Writable b	it	U = Unimplen	nented bit, reac	l as '0'			
u = Bit is uncha	inged	x = Bit is unkno	wn	-n/n = Value a	at POR and BO	R/Value at all o	other Resets		
'1' = Bit is set		'0' = Bit is clear	ed						
bit 7		Modulator Low C							
	1 = Output signal driving the peripheral output pin (selected by MDCL<3:0> of the MDCARL register) is disabled								
	<ul> <li>0 = Output signal driving the peripheral output pin (selected by MDCL&lt;3:0&gt; of the MDCARL register)</li> </ul>								
	is enable	ed							
bit 6	MDCLPOL:	MDCLPOL: Modulator Low Carrier Polarity Select bit							
	1 = Selected low carrier signal is inverted								
	0 = Selected low carrier signal is not inverted								
bit 5	<b>MDCLSYNC:</b> Modulator Low Carrier Synchronization Enable bit								
		= Modulator waits for a falling edge on the low time carrier signal before allowing a switch to the high time carrier							
		or Output is not s	ynchronize	ed to the low time	e carrier signal <sup>(</sup>	1)			
bit 4	Unimplemen	ted: Read as '0'							
bit 3-0	MDCL<3:0>	Modulator Data I	-ligh Carrie	r Selection bits (	1)				
	1111 = Reserved. No channel connected.								
	•								
	•								
	0101 = Res	erved. No chanr	nel connect	ed.					
	0100 = CCP1 output (PWM Output mode only)								
	0011 = Reference Clock module signal								
		erved. No chanr	nel connect	ted.					
	0001 = MD0	JINT port pin							
	0000 = Vss								

#### REGISTER 23-4: MDCARL: MODULATION LOW CARRIER CONTROL REGISTER

Note 1: Narrowed carrier pulse widths or spurs may occur in the signal stream if the carrier is not synchronized.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	_	_		ANSA4		ANSA2	ANSA1	ANSA0	118
ANSELC <sup>(1)</sup>	_		—	_	ANSC3	ANSC2	ANSC1	ANSC0	122
MDCARH	MDCHODIS	MDCHPOL	MDCHSYNC	_		MDCH<3:0>			187
MDCARL	MDCLODIS	MDCLPOL	MDCLSYNC	_		MDCL<3:0>			
MDCON	MDEN	MDOE	MDSLR	MDOPOL	MDOUT	—	—	MDBIT	185
MDSRC	MDMSODIS	_	—	_		MDMS<3:0>		186	
TRISA	_	—	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	117
TRISC <sup>(1)</sup>	—	—	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	121
WPUA	—		WPUA5	WPUA4	WPUA3	WPUA2	WPUA1	WPUA0	119
WPUC <sup>(1)</sup>	_	_	WPUC5	WPUC4	WPUC3	WPUC2	WPUC1	WPUC0	122

#### TABLE 23-1: SUMMARY OF REGISTERS ASSOCIATED WITH DATA SIGNAL MODULATOR MODE

Legend: — = unimplemented, read as '0'. Shaded cells are not used in the Data Signal Modulator mode.

**Note 1:** PIC16(L)F1823 only.

#### 24.0 CAPTURE/COMPARE/PWM MODULES

The Capture/Compare/PWM module is a peripheral which allows the user to time and control different events, and to generate Pulse-Width Modulation (PWM) signals. In Capture mode, the peripheral allows the timing of the duration of an event. The Compare mode allows the user to trigger an external event when a predetermined amount of time has expired. The PWM mode can generate Pulse-Width Modulated signals of varying frequency and duty cycle.

This family of devices contains one Enhanced Capture/ Compare/PWM module (ECCP1).

The Full-Bridge ECCP module has four available I/O pins, while the Half-Bridge ECCP module only has two. See Table 24-1.

TABLE 24-1: PWM RESOURCES

Device Name	ECCP1
PIC12(L)F1822	Enhanced PWM Half-Bridge
PIC16(L)F1823	Enhanced PWM Full-Bridge

#### 24.1 Capture Mode

Capture mode makes use of the 16-bit Timer1 resource. When an event occurs on the CCP1 pin, the 16-bit CCPR1H:CCPR1L register pair captures and stores the 16-bit value of the TMR1H:TMR1L register pair, respectively. An event is defined as one of the following and is configured by the CCP1M<3:0> bits of the CCP1CON register:

- · Every falling edge
- Every rising edge
- · Every 4th rising edge
- · Every 16th rising edge

When a capture is made, the Interrupt Request Flag bit CCP1IF of the PIR1 register is set. The interrupt flag must be cleared in software. If another capture occurs before the value in the CCPR1H, CCPR1L register pair is read, the old captured value is overwritten by the new captured value.

Figure 24-1 shows a simplified diagram of the Capture operation.


#### 24.1.1 CCP1 PIN CONFIGURATION

In Capture mode, the CCP1 pin should be configured as an input by setting the associated TRIS control bit.

Also, the CCP1 pin function may be moved to alternative pins using the APFCON register. Refer to **Section 12.1 "Alternate Pin Function"** for more details.

Note:	If the CCP1 pin is configured as an output,
	a write to the port can cause a capture
	condition.

#### FIGURE 24-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



#### 24.1.2 TIMER1 MODE RESOURCE

Timer1 must be running in Timer mode or Synchronized Counter mode for the CCP1 module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

See Section 21.0 "Timer1 Module with Gate Control" for more information on configuring Timer1.

#### 24.1.3 SOFTWARE INTERRUPT MODE

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCP1IE interrupt enable bit of the PIE1 register clear to avoid false interrupts. Additionally, the user should clear the CCP1IF interrupt flag bit of the PIR1 register following any change in Operating mode.

Note:	Clocking Timer1 from the system clock					
	(Fosc) should not be used in Capture					
	mode. In order for Capture mode to					
	recognize the trigger event on the CCP1					
	pin, Timer1 must be clocked from the					
	instruction clock (Fosc/4) or from an					
	external clock source.					

#### 24.1.4 CCP1 PRESCALER

There are four prescaler settings specified by the CCP1M<3:0> bits of the CCP1CON register. Whenever the CCP1 module is turned off, or the CCP1 module is not in Capture mode, the prescaler counter is cleared. Any Reset will clear the prescaler counter.

Switching from one capture prescaler to another does not clear the prescaler and may generate a false interrupt. To avoid this unexpected operation, turn the module off by clearing the CCP1CON register before changing the prescaler. Example 24-1 demonstrates the code to perform this function.

#### EXAMPLE 24-1: CHANGING BETWEEN CAPTURE PRESCALERS

BANKSEL	CCP1CON	;Set Bank bits to point ;to CCP1CON
CLRF		;Turn CCP1 module off ;Load the W reg with
NOVEW	NEW_CALI_LD	;the new prescaler
MOVWF	CCP1CON	;move value and CCP1 ON ;Load CCP1CON with this ;value

#### 24.1.5 CAPTURE DURING SLEEP

Capture mode depends upon the Timer1 module for proper operation. There are two options for driving the Timer1 module in Capture mode. It can be driven by the instruction clock (FOSC/4), or by an external clock source.

When Timer1 is clocked by Fosc/4, Timer1 will not increment during Sleep. When the device wakes from Sleep, Timer1 will continue from its previous state.

Capture mode will operate during Sleep when Timer1 is clocked by an external clock source.

#### 24.1.6 ALTERNATE PIN LOCATIONS

This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function register, APFCON. To determine which pins can be moved and what their default locations are upon a Reset, see Section 12.1 "Alternate Pin Function" for more information.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
APFCON	RXDTSEL	SDOSEL	SSSEL		T1GSEL	TXCKSEL	P1BSEL <sup>(2)</sup>	CCP1SEL <sup>(2)</sup>	114
CCP1CON	P1M•	<1:0>	DC1B	<1:0>		CCP1M<	:3:0>		213
CCPR1L	Capture/Com	npare/PWM R	egister x Low	Byte (LSB)					191
CCPR1H	Capture/Con	npare/PWM R	egister x High	Byte (MSB)					191
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	86
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	87
PIE2	OSFIE	C2IE <sup>(1)</sup>	C1IE	EEIE	BCL1IE	_		—	88
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	89
PIR2	OSFIF	C2IF <sup>(1)</sup>	C1IF	EEIF	BCL1IF	_	_	—	90
T1CON	TMR1C	S<1:0>	T1CKP	S<1:0>	T1OSCEN	T1SYNC	_	TMR10N	173
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/DONE	T1GVAL	T1GS	S<1:0>	174
TMR1H	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register							169	
TMR1L	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register								169
TRISA	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	117
TRISC <sup>(1)</sup>	_	_	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	121

#### TABLE 24-2: SUMMARY OF REGISTERS ASSOCIATED WITH CAPTURE

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by Capture mode.

**Note 1:** PIC16(L)F1823 only.

2: PIC12(L)F1822 only.

#### 24.2 Compare Mode

Compare mode makes use of the 16-bit Timer1 resource. The 16-bit value of the CCPR1H:CCPR1L register pair is constantly compared against the 16-bit value of the TMR1H:TMR1L register pair. When a match occurs, one of the following events can occur:


- Toggle the CCP1 output
- · Set the CCP1 output
- Clear the CCP1 output
- Generate a Special Event Trigger
- Generate a Software Interrupt

The action on the pin is based on the value of the CCP1M<3:0> control bits of the CCP1CON register. At the same time, the interrupt flag CCP1IF bit is set.

All Compare modes can generate an interrupt.

Figure 24-2 shows a simplified diagram of the Compare operation.

#### FIGURE 24-2: COMPARE MODE OPERATION BLOCK DIAGRAM



#### 24.2.1 CCP1 PIN CONFIGURATION

The user must configure the CCP1 pin as an output by clearing the associated TRIS bit.

Also, the CCP1 pin function may be moved to alternative pins using the APFCON register. Refer to **Section 12.1 "Alternate Pin Function**" for more details.

Note:	Clearing the CCP1CON register will force						
	the CCP1 compare output latch to the						
	default low level. This is not the PORT I/O						
	data latch.						

#### 24.2.2 TIMER1 MODE RESOURCE

In Compare mode, Timer1 must be running in either Timer mode or Synchronized Counter mode. The compare operation may not work in Asynchronous Counter mode.

See **Section 21.0 "Timer1 Module with Gate Control"** for more information on configuring Timer1.

Note: Clocking Timer1 from the system clock (Fosc) should not be used in Compare mode. In order for Compare mode to recognize the trigger event on the CCP1 pin, TImer1 must be clocked from the instruction clock (Fosc/4) or from an external clock source.

#### 24.2.3 SOFTWARE INTERRUPT MODE

When Generate Software Interrupt mode is chosen (CCP1M<3:0> = 1010), the CCP1 module does not assert control of the CCP1 pin (see the CCP1CON register).

#### 24.2.4 SPECIAL EVENT TRIGGER

When Special Event Trigger mode is chosen (CCP1M<3:0> = 1011), the CCP1 module does the following:

- Resets Timer1
- Starts an ADC conversion if ADC is enabled

The CCP1 module does not assert control of the CCP1 pin in this mode.

The Special Event Trigger output of the CCP1 occurs immediately upon a match between the TMR1H, TMR1L register pair and the CCPR1H, CCPR1L register pair. The TMR1H, TMR1L register pair is not reset until the next rising edge of the Timer1 clock. The Special Event Trigger output starts an A/D conversion (if the A/D module is enabled). This allows the CCPR1H, CCPR1L register pair to effectively provide a 16-bit programmable period register for Timer1.

TABLE 24-3: SPECIAL EVENT TRIGGER

Device	CCP1/ECCP1		
PIC12(L)F1822/16(L)F1823	CCP1		

Refer to Section 16.0 "Analog-to-Digital Converter (ADC) Module" for more information.

- Note 1: The Special Event Trigger from the CCP module does not set interrupt flag bit TMR1IF of the PIR1 register.
  - 2: Removing the match condition by changing the contents of the CCPR1H and CCPR1L register pair, between the clock edge that generates the Special Event Trigger and the clock edge that generates the Timer1 Reset, will preclude the Reset from occurring.

#### 24.2.5 COMPARE DURING SLEEP

The Compare mode is dependent upon the system clock (Fosc) for proper operation. Since Fosc is shut down during Sleep mode, the Compare mode will not function properly during Sleep.

#### 24.2.6 ALTERNATE PIN LOCATIONS

This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function register, APFCON. To determine which pins can be moved and what their default locations are upon a Reset, see Section 12.1 "Alternate Pin Function" for more information.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
APFCON	RXDTSEL	SDOSEL	SSSEL	_	T1GSEL	TXCKSEL	P1BSEL <sup>(2)</sup>	CCP1SEL(2)	114
CCP1CON	P1M•	<1:0>	DC1B	<1:0>		CCP1M<	:3:0>		213
CCPR1L	Capture/Com	npare/PWM R	egister 1 Low	Byte (LSB)					191
CCPR1H	Capture/Com	npare/PWM R	egister 1 Higł	n Byte (MSB)					191
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	86
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	87
PIE2	OSFIE	C2IE <sup>(1)</sup>	C1IE	EEIE	BCL1IE	_	_	_	88
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	89
PIR2	OSFIF	C2IF <sup>(1)</sup>	C1IF	EEIF	BCL1IF	_	_	_	90
T1CON	TMR1C	S<1:0>	T1CKP	S<1:0>	T1OSCEN	T1SYNC	_	TMR10N	173
T1GCON	TMR1GE	T1GPOL	T1GTM	T1GSPM	T1GGO/DONE	T1GVAL	T1GS	S<1:0>	174
TMR1H	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register							169	
TMR1L	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register							169	
TRISA	—	—	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	117
TRISC <sup>(1)</sup>	—	—	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	121

#### TABLE 24-4: SUMMARY OF REGISTERS ASSOCIATED WITH COMPARE

**Legend:** — = Unimplemented location, read as '0'. Shaded cells are not used by Compare mode.

Note 1: PIC16(L)F1823 only.

2: PIC12(L)F1822 only.

#### 24.3 PWM Overview

Pulse-Width Modulation (PWM) is a scheme that provides power to a load by switching quickly between fully on and fully off states. The PWM signal resembles a square wave where the high portion of the signal is considered the on state and the low portion of the signal is considered the off state. The high portion, also known as the pulse width, can vary in time and is defined in steps. A larger number of steps applied, which lengthens the pulse width, also supplies more power to the load. Lowering the number of steps applied, which shortens the pulse width, supplies less power. The PWM period is defined as the duration of one complete cycle or the total amount of on and off time combined.

PWM resolution defines the maximum number of steps that can be present in a single PWM period. A higher resolution allows for more precise control of the pulse width time and in turn the power that is applied to the load.

The term duty cycle describes the proportion of the on time to the off time and is expressed in percentages, where 0% is fully off and 100% is fully on. A lower duty cycle corresponds to less power applied and a higher duty cycle corresponds to more power applied.

Figure 24-3 shows a typical waveform of the PWM signal.

#### 24.3.1 STANDARD PWM OPERATION

The standard PWM mode generates a Pulse-Width modulation (PWM) signal on the CCP1 pin with up to 10 bits of resolution. The period, duty cycle, and resolution are controlled by the following registers:


- · PR2 registers
- T2CON registers
- CCPR1L registers
- CCP1CON registers

Figure 24-4 shows a simplified block diagram of PWM operation.

Note 1:	The corresponding TRIS bit must be
	cleared to enable the PWM output on the
	CCP1 pin.


**2:** Clearing the CCP1CON register will relinquish control of the CCP1 pin.

#### FIGURE 24-3: CCP1 PWM OUTPUT SIGNAL





#### SIMPLIFIED PWM BLOCK DIAGRAM



#### 24.3.2 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP1 module for standard PWM operation:

- 1. Disable the CCP1 pin output driver by setting the associated TRIS bit.
- 2. Load the PR2 register with the PWM period value.
- Configure the CCP1 module for the PWM mode by loading the CCP1CON register with the appropriate values.
- Load the CCPR1L register and the DC1B1 bits of the CCP1CON register, with the PWM duty cycle value.
- 5. Configure and start Timer2:
  - Clear the TMR2IF interrupt flag bit of the PIR1 register. See Note below.
  - Configure the T2CKPS bits of the T2CON register with the Timer prescale value.
  - Enable the Timer by setting the TMR2ON bit of the T2CON register.
- 6. Enable PWM output pin:
  - Wait until the Timer overflows and the TMR2IF bit of the PIR1 register is set. See Note below.
  - Enable the CCP1 pin output driver by clearing the associated TRIS bit.
- **Note:** In order to send a complete duty cycle and period on the first PWM output, the above steps must be included in the setup sequence. If it is not critical to start with a complete PWM signal on the first output, then step 6 may be ignored.

#### 24.3.3 PWM PERIOD

The PWM period is specified by the PR2 register of Timer2. The PWM period can be calculated using the formula of Equation 24-1.

#### EQUATION 24-1: PWM PERIOD

PWM Period = [(PR2) + 1] • 4 • Tosc • (TMR2 Prescale Value)

```
Note 1: Tosc = 1/Fosc
```

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set. (Exception: If the PWM duty cycle = 0%, the pin will not be set.)
- The PWM duty cycle is latched from CCPR1L into CCPR1H.

Note: The Timer postscaler (see Section 22.1 "Timer2 Operation") is not used in the determination of the PWM frequency.

#### 24.3.4 PWM DUTY CYCLE

The PWM duty cycle is specified by writing a 10-bit value to multiple registers: CCPR1L register and DC1B<1:0> bits of the CCP1CON register. The CCPR1L contains the eight MSbs and the DC1B<1:0> bits of the CCP1CON register contain the two LSbs. CCPR1L and DC1B<1:0> bits of the CCP1CON register can be written to at any time. The duty cycle value is not latched into CCPR1H until after the period completes (i.e., a match between PR2 and TMR2 registers occurs). While using the PWM, the CCPR1H register is read-only.

Equation 24-2 is used to calculate the PWM pulse width.

Equation 24-3 is used to calculate the PWM duty cycle ratio.

#### EQUATION 24-2: PULSE WIDTH

$$Pulse Width = (CCPR1L:CCP1CON < 5:4>) \bullet$$

TOSC • (TMR2 Prescale Value)

#### EQUATION 24-3: DUTY CYCLE RATIO

Duty Cycle Ratio = 
$$\frac{(CCPRxL:CCPxCON < 5:4>)}{4(PRx+1)}$$

The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

The 8-bit timer TMR2 register is concatenated with either the 2-bit internal system clock (FOSC), or two bits of the prescaler, to create the 10-bit time base. The system clock is used if the Timer2 prescaler is set to 1:1.

When the 10-bit time base matches the CCPR1H and 2-bit latch, then the CCP1 pin is cleared (see Figure 24-4).

#### 24.3.5 PWM RESOLUTION

The resolution determines the number of available duty cycles for a given period. For example, a 10-bit resolution will result in 1024 discrete duty cycles, whereas an 8-bit resolution will result in 256 discrete duty cycles.

The maximum PWM resolution is 10 bits when PR2 is 255. The resolution is a function of the PR2 register value as shown by Equation 24-4.

#### EQUATION 24-4: PWM RESOLUTION

Resolution =  $\frac{\log[4(PR2 + I)]}{\log(2)}$  bits

Note: If the pulse width value is greater than the period the assigned PWM pin(s) will remain unchanged.

<b>TABLE 24-5</b> :	<b>EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (</b>	Fosc = 32 MHz)
---------------------	--	----------------

PWM Frequency	1.95 kHz	7.81 kHz	31.25 kHz	125 kHz	250 kHz	333.3 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

#### TABLE 24-6: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 20 MHz)

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	6.6

#### TABLE 24-7: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS (Fosc = 8 MHz)

PWM Frequency	1.22 kHz	4.90 kHz	19.61 kHz	76.92 kHz	153.85 kHz	200.0 kHz
Timer Prescale (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0x65	0x65	0x65	0x19	0x0C	0x09
Maximum Resolution (bits)	8	8	8	6	5	5

#### 24.3.6 OPERATION IN SLEEP MODE

In Sleep mode, the TMR2 register will not increment and the state of the module will not change. If the CCP1 pin is driving a value, it will continue to drive that value. When the device wakes up, TMR2 will continue from its previous state.

#### 24.3.7 CHANGES IN SYSTEM CLOCK FREQUENCY

The PWM frequency is derived from the system clock frequency. Any changes in the system clock frequency will result in changes to the PWM frequency. See Section 5.0 "Oscillator Module (With Fail-Safe Clock Monitor)" for additional details.

#### 24.3.8 EFFECTS OF RESET

Any Reset will force all ports to Input mode and the CCP registers to their Reset states.

#### 24.3.9 ALTERNATE PIN LOCATIONS

This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function register, APFCON. To determine which pins can be moved and what their default locations are upon a Reset, see Section 12.1 "Alternate Pin Function" for more information.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
APFCON	RXDTSEL	SDOSEL	SSSEL	—	T1GSEL	TXCKSEL	P1BSEL <sup>(2)</sup>	CCP1SEL <sup>(2)</sup>	114
CCP1CON	P1M·	<1:0>	DC1B	<1:0>		CCP1I	V<3:0>		213
CCPR1L	Capture/Com	pare/PWM Re	gister x Low B	yte (LSB)					191
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	86
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	87
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	89
PR2	Timer2 Period	Timer2 Period Register						176*	
T2CON	—	- T2OUTPS<3:0> TMR2ON T2CKPS<:0>1						178	
TMR2	Timer2 Module Register						176*		
TRISA	—	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	117
TRISC <sup>(1)</sup>	_	_	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	121

#### TABLE 24-8: SUMMARY OF REGISTERS ASSOCIATED WITH STANDARD PWM

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the PWM.

\* Page provides register information.

**Note 1:** PIC16(L)F1823 only.

2: PIC12(L)F1822 only.

#### 24.4 PWM (Enhanced Mode)

The enhanced PWM mode generates a Pulse-Width Modulation (PWM) signal on up to four different output pins with up to 10 bits of resolution. The period, duty cycle, and resolution are controlled by the following registers:

- PR2 registers
- T2CON registers
- CCPR1L registers
- CCP1CON registers

The ECCP modules have the following additional PWM registers which control Auto-shutdown, Auto-restart, Dead-band Delay and PWM Steering modes:

- CCP1AS registers
- PSTR1CON registers
- PWM1CON registers

The enhanced PWM module can generate the following four PWM Output modes:

- Single PWM
- Half-Bridge PWM
- Full-Bridge PWM (PIC16(L)F1823 only)
- · Single PWM with PWM Steering mode


To select an Enhanced PWM Output mode, the P1M bits of the CCP1CON register must be configured appropriately.

The PWM outputs are multiplexed with I/O pins and are designated P1A, P1B, P1C and P1D. The polarity of the PWM pins is configurable and is selected by setting the bits CCP1M<3:0> in the CCP1CON register appropriately.

Figure 24-5 shows an example of a simplified block diagram of the Enhanced PWM module.

Table 24-9 shows the pin assignments for various Enhanced PWM modes.

- Note 1: The corresponding TRIS bit must be cleared to enable the PWM output on the CCP1 pin.
  - **2:** Clearing the CCP1CON register will relinquish control of the CCP1 pin.
  - **3:** Any pin not used in the enhanced PWM mode is available for alternate pin functions, if applicable.
  - 4: To prevent the generation of an incomplete waveform when the PWM is first enabled, the ECCP module waits until the start of a new PWM period before generating a PWM signal.



#### FIGURE 24-5: EXAMPLE SIMPLIFIED BLOCK DIAGRAM OF THE ENHANCED PWM MODE

					-
ECCP Mode	P1M<1:0>	CCP1/P1A	P1B	P1C <sup>(2)</sup>	P1D <sup>(2)</sup>
Single	00	Yes <sup>(1)</sup>	Yes <sup>(1)</sup>	Yes <sup>(1)</sup>	Yes <sup>(1)</sup>
Half-Bridge	10	Yes	Yes	No	No
Full-Bridge, Forward <sup>(2)</sup>	01	Yes	Yes	Yes	Yes
Full-Bridge, Reverse <sup>(2)</sup>	11	Yes	Yes	Yes	Yes

#### TABLE 24-9: EXAMPLE PIN ASSIGNMENTS FOR VARIOUS PWM ENHANCED MODES

**Note 1:** PWM Steering enables outputs in Single mode.

2: PIC16(L)F1823 only.

### FIGURE 24-6: EXAMPLE PWM (ENHANCED MODE) OUTPUT RELATIONSHIPS (ACTIVE-HIGH STATE)

			Period	
00 (Single Output)	PxA Modulated		Delev	
	PxA Modulated	Delay	Delay ◀►	
10 (Half-Bridge)	PxB Modulated	! !		
	PxA Active		<u>.</u>	
(Full-Bridge,	PxB Inactive	_		
<sup>01</sup> Forward)	PxC Inactive	;		
	PxD Modulated			
	PxA Inactive	_		
11 (Full-Bridge,	PxB Modulated			
Reverse)	PxC Active	:		 i i
	PxD Inactive	' 		

Delay = 4 \* Tosc \* (PWMxCON<6:0>)

#### **FIGURE 24-7: EXAMPLE ENHANCED PWM OUTPUT RELATIONSHIPS (ACTIVE-LOW STATE)**


PxM<1	1:0>	Signal	⁰ ;◀	Pulse Width		PRx+1
00	(Single Output)	PxA Modulated			— Period — —	
		PxA Modulated	- → Dela		 Delay	
10	(Half-Bridge)	PxB Modulated	-	ly		
		PxA Active	- ¦			
01	(Full-Bridge, Forward)	PxB Inactive	- :		 1 1	
	i orward <i>i</i>	PxC Inactive	- :		     	I
		PxD Modulated				
		PxA Inactive	- !			
11	(Full-Bridge,	PxB Modulated	: – <u> </u>			I
	Reverse)	PxC Active	- !			· · · · · · · · · · · · · · · · · · ·
		PxD Inactive	- :		 1 1	


Period = 4 \* Tosc \* (PRx + 1) \* (TMRx Prescale Value)
Pulse Width = Tosc \* (CCPRxL<7:0>:CCPxCON<5:4>) \* (TMRx Prescale Value)
Delay = 4 \* Tosc \* (PWMxCON<6:0>)

#### 24.4.1 HALF-BRIDGE MODE


In Half-Bridge mode, two pins are used as outputs to drive push-pull loads. The PWM output signal is output on the CCP1/P1A pin, while the complementary PWM output signal is output on the P1B pin (see Figure 24-9). This mode can be used for Half-Bridge applications, as shown in Figure 24-9, or for Full-Bridge applications, where four power switches are being modulated with two PWM signals.

In Half-Bridge mode, the programmable dead-band delay can be used to prevent shoot-through current in Half-Bridge power devices. The value of the PDC<6:0> bits of the PWM1CON register sets the number of instruction cycles before the output is driven active. If the value is greater than the duty cycle, the corresponding output remains inactive during the entire cycle. See **Section 24.4.5 "Programmable Dead-Band Delay Mode"** for more details of the dead-band delay operations. Since the P1A and P1B outputs are multiplexed with the PORT data latches, the associated TRIS bits must be cleared to configure P1A and P1B as outputs.





#### FIGURE 24-9: EXAMPLE OF HALF-BRIDGE APPLICATIONS



#### 24.4.2 FULL-BRIDGE MODE (PIC16(L)F1823 ONLY)

In Full-Bridge mode, all four pins are used as outputs. An example of Full-Bridge application is shown in Figure 24-10.

In the Forward mode, pin CCP1/P1A is driven to its active state, pin P1D is modulated, while P1B and P1C will be driven to their inactive state as shown in Figure 24-11.

In the Reverse mode, P1C is driven to its active state, pin P1B is modulated, while P1A and P1D will be driven to their inactive state as shown Figure 24-11.

P1A, P1B, P1C and P1D outputs are multiplexed with the PORT data latches. The associated TRIS bits must be cleared to configure the P1A, P1B, P1C and P1D pins as outputs.





FIGURE 24-10: EXAMPLE OF FULL-BRIDGE APPLICATION



#### DS40001413E-page 204

### 24.4.2.1 Direction Change in Full-Bridge Mode

In the Full-Bridge mode, the P1M1 bit in the CCP1CON register allows users to control the forward/reverse direction. When the application firmware changes this direction control bit, the module will change to the new direction on the next PWM cycle.

A direction change is initiated in software by changing the P1M1 bit of the CCP1CON register. The following sequence occurs four Timer cycles prior to the end of the current PWM period:

- The modulated outputs (P1B and P1D) are placed in their inactive state.
- The associated unmodulated outputs (P1A and P1C) are switched to drive in the opposite direction.
- PWM modulation resumes at the beginning of the next period.

See Figure 24-12 for an illustration of this sequence.

The Full-Bridge mode does not provide dead-band delay. As one output is modulated at a time, dead-band delay is generally not required. There is a situation where dead-band delay is required. This situation occurs when both of the following conditions are true:

- 1. The direction of the PWM output changes when the duty cycle of the output is at or near 100%.
- 2. The turn-off time of the power switch, including the power device and driver circuit, is greater than the turn-on time.


Figure 24-13 shows an example of the PWM direction changing from forward to reverse, at a near 100% duty cycle. In this example, at time t1, the output P1A and P1D become inactive, while output P1C becomes active. Since the turn off time of the power devices is longer than the turn on time, a shoot-through current will flow through power devices QC and QD (see Figure 24-10) for the duration of 't'. The same phenomenon will occur to power devices QA and QB for PWM direction change from reverse to forward.

If changing PWM direction at high duty cycle is required for an application, two possible solutions for eliminating the shoot-through current are:


- 1. Reduce PWM duty cycle for one PWM period before changing directions.
- 2. Use switch drivers that can drive the switches off faster than they can drive them on.

Other options to prevent shoot-through current may exist.

#### FIGURE 24-12: EXAMPLE OF PWM DIRECTION CHANGE



2: When changing directions, the P1A and P1C signals switch before the end of the current PWM cycle. The modulated P1B and P1D signals are inactive at this time. The length of this time is four Timer counts.



#### FIGURE 24-13: EXAMPLE OF PWM DIRECTION CHANGE AT NEAR 100% DUTY CYCLE

#### 24.4.3 ENHANCED PWM AUTO-SHUTDOWN MODE

The PWM mode supports an Auto-Shutdown mode that will disable the PWM outputs when an external shutdown event occurs. Auto-Shutdown mode places the PWM output pins into a predetermined state. This mode is used to help prevent the PWM from damaging the application.

The auto-shutdown sources are selected using the CCP1AS<2:0> bits of the CCP1AS register. A shutdown event may be generated by:

- A logic '0' on the FLT0 pin
- A logic '1' on a Comparator (C1) output

A shutdown condition is indicated by the CCP1ASE (Auto-Shutdown Event Status) bit of the CCP1AS register. If the bit is a '0', the PWM pins are operating normally. If the bit is a '1', the PWM outputs are in the shutdown state.

When a shutdown event occurs, two things happen:


The CCP1ASE bit is set to '1'. The CCP1ASE will remain set until cleared in firmware or an auto-restart occurs (see Section 24.4.4 "Auto-Restart Mode").

The enabled PWM pins are asynchronously placed in their shutdown states. The PWM output pins are grouped into pairs [P1A/P1C] and [P1B/P1D]. The state of each pin pair is determined by the PSS1AC and PSS1BD bits of the CCP1AS register. Each pin pair may be placed into one of three states:

- Drive logic '1'
- Drive logic '0'
- Tri-state (high-impedance)

- Note 1: The auto-shutdown condition is a levelbased signal, not an edge-based signal. As long as the level is present, the autoshutdown will persist.
  - 2: Writing to the CCP1ASE bit is disabled while an auto-shutdown condition persists.
  - 3: Once the auto-shutdown condition has been removed and the PWM restarted (either through firmware or auto-restart) the PWM signal will always restart at the beginning of the next PWM period.
  - 4: Prior to an auto-shutdown event caused by a comparator output or FLT0 pin event, a software shutdown can be triggered in firmware by setting the CCP1ASE bit of the CCP1AS register to '1'. The autorestart feature tracks the active status of a shutdown caused by a comparator output or FLT0 pin event only. If it is enabled at this time, it will immediately clear this bit and restart the ECCP module at the beginning of the next PWM period.

FIGURE 24-14:	PWM AUTO-SHUTDOWN WITH FIRMWARE RESTART (P1RSEN = 0)
---------------	--




#### 24.4.4 AUTO-RESTART MODE

The Enhanced PWM can be configured to automatically restart the PWM signal once the auto-shutdown condition has been removed. Auto-restart is enabled by setting the P1RSEN bit in the PWM1CON register.

If auto-restart is enabled, the CCP1ASE bit will remain set as long as the auto-shutdown condition is active. When the auto-shutdown condition is removed, the CCP1ASE bit will be cleared via hardware and normal operation will resume.

#### FIGURE 24-15: PWM AUTO-SHUTDOWN WITH AUTO-RESTART (P1RSEN = 1)




#### 24.4.5 PROGRAMMABLE DEAD-BAND DELAY MODE


In Half-Bridge applications where all power switches are modulated at the PWM frequency, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on, and the other turned off), both switches may be on for a short period of time until one switch completely turns off. During this brief interval, a very high current (*shoot-through current*) will flow through both power switches, shorting the bridge supply. To avoid this potentially destructive shoot-through current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off.

In Half-Bridge mode, a digitally programmable deadband delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the non-active state to the active state. See Figure 24-16 for illustration. The lower seven bits of the associated PWM1CON register (Register 24-3) sets the delay period in terms of microcontroller instruction cycles (TcY or 4 Tosc).

#### FIGURE 24-16: EXAMPLE OF HALF-BRIDGE PWM OUTPUT



#### FIGURE 24-17: EXAMPLE OF HALF-BRIDGE APPLICATIONS



#### 24.4.6 PWM STEERING MODE

In Single Output mode, PWM steering allows any of the PWM pins to be the modulated signal. Additionally, the same PWM signal can be simultaneously available on multiple pins.


Once the Single Output mode is selected (CCP1M<3:2> = 11 and P1M<1:0> = 00 of the CCP1CON register), the user firmware can bring out the same PWM signal to one, two, three or four output pins by setting the appropriate STR1 bits of the PSTR1CON register, as shown in Table 24-9.

Note:	The associated TRIS bits must be set to
	output ('0') to enable the pin output driver
	in order to see the PWM signal on the pin.

While the PWM Steering mode is active, the CCP1M<1:0> bits of the CCP1CON register determine the polarity of the output pins.

The PWM auto-shutdown operation also applies to PWM Steering mode as described in Section 24.4.3 "Enhanced PWM Auto-shutdown mode". An auto-shutdown event will only affect pins that have PWM outputs enabled.

#### FIGURE 24-18: SIMPLIFIED STEERING BLOCK DIAGRAM



3: PIC16(L)F1823 only.

#### 24.4.6.1 Steering Synchronization

The STR1SYNC bit of the PSTR1CON register gives the user two selections of when the steering event will happen. When the STR1SYNC bit is '0', the steering event will happen at the end of the instruction that writes to the PSTR1CON register. In this case, the output signal at the output pins may be an incomplete PWM waveform. This operation is useful when the user firmware needs to immediately remove a PWM signal from the pin.

When the STR1SYNC bit is '1', the effective steering update will happen at the beginning of the next PWM period. In this case, steering on/off the PWM output will always produce a complete PWM waveform.

Figures 24-19 and 24-20 illustrate the timing diagrams of the PWM steering depending on the STR1SYNC setting.

#### 24.4.7 START-UP CONSIDERATIONS


When any PWM mode is used, the application hardware must use the proper external pull-up and/or pull-down resistors on the PWM output pins.

The CCP1M<1:0> bits of the CCP1CON register allow the user to choose whether the PWM output signals are active-high or active-low for each pair of PWM output pins (P1A/P1C and P1B/P1D). The PWM output polarities must be selected before the PWM pin output drivers are enabled. Changing the polarity configuration while the PWM pin output drivers are enable is not recommended since it may result in damage to the application circuits.


The P1A, P1B, P1C and P1D output latches may not be in the proper states when the PWM module is initialized. Enabling the PWM pin output drivers at the same time as the Enhanced PWM modes may cause damage to the application circuit. The Enhanced PWM modes must be enabled in the proper Output mode and complete a full PWM cycle before enabling the PWM pin output drivers. The completion of a full PWM cycle is indicated by the TMR2IF bit of the PIR1 register being set as the second PWM period begins.

**Note:** When the microcontroller is released from Reset, all of the I/O pins are in the high-impedance state. The external circuits must keep the power switch devices in the Off state until the microcontroller drives the I/O pins with the proper signal levels or activates the PWM output(s).

#### FIGURE 24-19: EXAMPLE OF STEERING EVENT AT END OF INSTRUCTION (STR1SYNC = 0)



#### FIGURE 24-20: EXAMPLE OF STEERING EVENT AT BEGINNING OF INSTRUCTION (STR1SYNC = 1)



© 2010-2015 Microchip Technology Inc.

#### 24.4.8 ALTERNATE PIN LOCATIONS

This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function register, APFCON. To determine which pins can be moved and what their default locations are upon a reset, see **Section 12.1 "Alternate Pin Function"** for more information.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
APFCON	RXDTSEL	SDOSEL	SSSEL	_	T1GSEL	TXCKSEL	P1BSEL <sup>(2)</sup>	CCP1SEL <sup>(2)</sup>	114
CCP1CON	P1M•	<1:0>	DC1E	<1:0>		213			
CCP1AS	CCP1ASE	CCP1AS<2:0>			PSS1A	PSS1AC<1:0> PSS1E			214
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	86
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	87
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	89
PR2	Timer2 Period	Timer2 Period Register							
PSTR1CON	—	—	—	STR1SYNC	STR1D <sup>(1)</sup>	STR1C <sup>(1)</sup>	STR1B	STR1A	216
PWM1CON	P1RSEN				P1DC<6:0>				215
T2CON	—		T2OUTPS<3:0> TMR2ON T2CKPS<:0>1						178
TMR2	Timer2 Modu	Timer2 Module Register							176*
TRISA	—	—	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	117
TRISC <sup>(1)</sup>	—	_	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	121

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the PWM.

\* Page provides register information.

Note 1: PIC16(L)F1823 only.

2: PIC12(L)F1822 only.

#### REGISTER 24-1: CCP1CON: CCP1 CONTROL REGISTER

R/W-00	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0			
P1M<1:0> <sup>(1)</sup>		DC1E	3<1:0>		M<3:0>					
bit 7							bit C			
Legend:										
R = Readable	bit	W = Writable bi	t	•	ented bit, read as					
u = Bit is unch	anged	x = Bit is unkno	wn	-n/n = Value at	POR and BOR/\	/alue at all other	Reset			
'1' = Bit is set		'0' = Bit is clear	ed							
bit 7-6	<b>P1M&lt;1:0</b> >: En	hanced PWM Ou	tout Configurat	on hits(1)						
	Capture mode: Unused		iput oomigutut							
	Compare mode	<u>e:</u>								
	Unused									
	PWM mode:	· <b>2</b> > - 0.0 0.1 1.0.								
		: <u>2&gt; = 00, 01, 10:</u> ssigned as Captu	re/Compare inn	ut; P1B, P1C, P1	D assigned as p	ort pins <sup>(1)</sup>				
	If CCP1M<3				9					
		00 = Single output; P1A modulated; P1B, P1C, P1D assigned as port pins 01 = Full-Bridge output forward; P1D modulated; P1A active; P1B, P1C inactive <sup>(1)</sup>								
				ated; P1A active; d with dead-band			ort pipe			
	11 = Full-Br	idge output rever	se; P1B modula	ated; P1C active;	P1A, P1D inactiv	/e <sup>(1)</sup>	nt pins			
bit 5-4		WM Duty Cycle I								
	Capture mode:									
	Unused									
		Compare mode:								
	Unused									
	<u>PWM mode:</u> These bits are	the two I Shs of t	he PWM duty c	ycle. The eight M	Sbs are found in	CCPR1I				
bit 3-0		ECCP1 Mode Se	-	joier me eight in						
		ire/Compare/PW		CP1 module)						
	0001 = Rese			,						
		0010 = Compare mode: toggle output on match								
	0011 = Rese	rved								
	0100 = Captu	ure mode: every f	alling edge							
		ure mode: every r	0 0							
		Capture mode: every 4th rising edge								
	0111 = Capture mode: every 16th rising edge									
	1000 = Comp	Compare mode: initialize ECCP1 pin low; set output on compare match (set CCP1IF)								
				nigh; clear output						
		-		errupt only; ECCI						
		module is enable		r (CCP1 resets Ti	mer, sets OUP I	ה טוו, מווט סנמונס				
	PWM mode:									
		mode: P1A, P1C	cactive-high; P	1B, P1D active-hi	gh					
	1101 = PWM	mode: P1A, P1C	cactive-high; P	1B, P1D active-lo	N					
				B, P1D active-hig						
	1111 = PWM	mode: P1A, P1C	active-low; P1	B, P1D active-low	/					

Note 1: PIC16(L)F1823 only.

© 2010-2015 Microchip Technology Inc.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
CCP1AS	CCP1ASE CCP1AS<2:0>			PSS1AC<1:0> PSS1BD<1:0>			
bit 7							bit (
Legend:							
R = Readat	ole hit	W = Writable b	nit	II – Unimpler	nented bit, read	1 ac '0'	
u = Bit is ur		x = Bit is unknown		•	at POR and BO		other Resets
'1' = Bit is s	•	'0' = Bit is clea					
1 - Dit 13 3			licu				
bit 7	CCP1ASE:	: CCP1 Auto-Shut	down Event S	Status bit			
		down event has oc outputs are operat		1 outputs are in	shutdown state	9	
bit 6-4	000 = Auto 001 = Com 010 = Com 011 = Eithe 100 = VIL c 101 = VIL c 110 = VIL c	2:0>: CCP1 Auto-3 p-shutdown is disal parator C1 output parator C2 output er Comparator C1 on FLT0 pin on FLT0 pin or Cor on FLT0 pin or Cor on FLT0 pin or Cor	bled ; high <sup>(1)</sup> ; high <sup>(1, 2)</sup> or C2 high <sup>(1,</sup> mparator C1 I mparator C2 I	2) high <sup>(1)</sup> high <sup>(1, 2)</sup>			
bit 3-2	<b>PSS1AC&lt;1</b> 00 = Drive 01 = Drive	1:0>: Pins P1A an pins P1A and P1C pins P1A and P1C P1A and P1C tri-st	d P1C Shutd C to '0' C to '1'				
bit 1-0	00 = Drive 01 = Drive	<b>1:0&gt;:</b> Pins P1B an pins P1B and P1E pins P1B and P1E P1B and P1D tri-st	<b>)to</b> '0' <b>)to</b> '1'	own State Cont	rol bits <sup>(2)</sup>		
		nabled, the shutdo 1D available on PI			1.		

#### REGISTER 24-2: CCP1AS: CCP1 AUTO-SHUTDOWN CONTROL REGISTER

P1RSEN			R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
FIRSEN				P1DC<6:0>					
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'					
u = Bit is unchanged x = Bit is unknown			iown	-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set '0' = Bit is cleared									

#### REGISTER 24-3: PWM1CON: ENHANCED PWM CONTROL REGISTER

bit 7	P1RSEN: PWM Restart Enable bit
	<ul> <li>1 = Upon auto-shutdown, the CCP1ASE bit clears automatically once the shutdown event goes away; the PWM restarts automatically</li> </ul>
	0 = Upon auto-shutdown, CCP1ASE must be cleared in software to restart the PWM
bit 6-0	P1DC<6:0>: PWM Delay Count bits
	P1DC1 = Number of Fosc/4 (4 * Tosc) cycles between the scheduled time when a PWM signal should transition active and the actual time it transitions active

**Note 1:** Bit resets to '0' with Two-Speed Start-up and LP, XT or HS selected as the Oscillator mode or Fail-Safe mode is enabled.

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-1/1				
			STR1SYNC	STR1D	STR1C	STR1B	STR1A				
bit 7		·					bit 0				
Legend:											
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'					
u = Bit is ur	nchanged	x = Bit is unk	x = Bit is unknown -n/n = Value at POR and BOR/Value at all other Re								
'1' = Bit is s	et	'0' = Bit is cle	ared								
bit 7-5	Unimplemer	nted: Read as	0'								
bit 4	STR1SYNC:	Steering Sync	bit								
		1 = Output steering update occurs on next PWM period									
	•	0 = Output steering update occurs at the beginning of the instruction cycle boundary									
bit 3	STR1D: Stee	STR1D: Steering Enable bit D <sup>(2)</sup>									
		1 = P1D pin has the PWM waveform with polarity control from CCP1M<1:0>									
	0 = P1D pin i	0 = P1D pin is assigned to port pin									
bit 2	STR1C: Stee	STR1C: Steering Enable bit C <sup>(2)</sup>									
	1 = P1C pin	1 = P1C pin has the PWM waveform with polarity control from CCP1M<1:0>									
	0 = P1C pin i	is assigned to p	oort pin								
bit 1	STR1B: Stee	STR1B: Steering Enable bit B									
	1 = P1B pin l	1 = P1B pin has the PWM waveform with polarity control from CCP1M<1:0>									
	0 = P1B pin i	0 = P1B pin is assigned to port pin									
bit 0	STR1A: Stee	ering Enable bit	A								
	1 = P1A pin l	has the PWM v	vaveform with p	olarity control	from CCP1M<	1:0>					
	0 <b>=</b> P1A pin i	is assigned to p	oort pin								
Note 1:	The PWM Steerin	ia mode is avai	lable only when	the CCP1CO	N register hits (	CCP1M<3·2> =	= 11 and				

### **REGISTER 24-4: PSTR1CON: PWM STEERING CONTROL REGISTER<sup>(1)</sup>**

Note 1: The PWM Steering mode is available only when the CCP1CON register bits CCP1M<3:2> = 11 and P1M<1:0> = 00.

**2:** PIC16(L)F1823 only.

## 25.0 MASTER SYNCHRONOUS SERIAL PORT MODULE

### 25.1 Master SSP (MSSP1) Module Overview

The Master Synchronous Serial Port (MSSP1) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP1 module can operate in one of two modes:


- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I<sup>2</sup>C<sup>™</sup>)

The SPI interface supports the following modes and features:

- Master mode
- Slave mode
- Clock Parity
- Slave Select Synchronization (Slave mode only)
- · Daisy-chain connection of slave devices

Figure 25-1 is a block diagram of the SPI interface module.







The  $\mathsf{I}^2\mathsf{C}$  interface supports the following modes and features:

- Master mode
- Slave mode
- Byte NACKing (Slave mode)
- · Limited Multi-master support
- 7-bit and 10-bit addressing
- · Start and Stop interrupts
- Interrupt masking
- Clock stretching
- · Bus collision detection
- · General call address matching
- Address masking
- · Address Hold and Data Hold modes
- Selectable SDA hold times

Figure 25-2 is a block diagram of the  $I^2C$  interface module in Master mode. Figure 25-3 is a diagram of the  $I^2C$  interface module in Slave mode.

### FIGURE 25-2: MSSP1 BLOCK DIAGRAM (I<sup>2</sup>C<sup>™</sup> MASTER MODE)





### 25.2 SPI Mode Overview

The Serial Peripheral Interface (SPI) bus is a synchronous serial data communication bus that operates in Full Duplex mode. Devices communicate in a master/slave environment where the master device initiates the communication. A slave device is controlled through a chip select known as Slave Select.

The SPI bus specifies four signal connections:

- · Serial Clock (SCK)
- Serial Data Out (SDO)
- Serial Data In (SDI)
- Slave Select (SS)

Figure 25-1 shows the block diagram of the MSSP1 module when operating in SPI mode.

The SPI bus operates with a single master device and one or more slave devices. When multiple slave devices are used, an independent Slave Select connection is required from the master device to each slave device.

Figure 25-4 shows a typical connection between a master device and multiple slave devices.

The master selects only one slave at a time. Most slave devices have tri-state outputs so their output signal appears disconnected from the bus when they are not selected.

Transmissions involve two shift registers, eight bits in size, one in the master and one in the slave. With either the master or the slave device, data is always shifted out one bit at a time, with the Most Significant bit (MSb) shifted out first. At the same time, a new Least Significant bit (LSb) is shifted into the same register.

Figure 25-5 shows a typical connection between two processors configured as master and slave devices.

Data is shifted out of both shift registers on the programmed clock edge and latched on the opposite edge of the clock.

The master device transmits information out on its SDO output pin which is connected to, and received by, the slave's SDI input pin. The slave device transmits information out on its SDO output pin, which is connected to, and received by, the master's SDI input pin.

To begin communication, the master device first sends out the clock signal. Both the master and the slave devices should be configured for the same clock polarity.

The master device starts a transmission by sending out the MSb from its shift register. The slave device reads this bit from that same line and saves it into the LSb position of its shift register.

During each SPI clock cycle, a full duplex data transmission occurs. This means that while the master device is sending out the MSb from its shift register (on its SDO pin) and the slave device is reading this bit and

saving it as the LSb of its shift register, that the slave device is also sending out the MSb from its shift register (on its SDO pin) and the master device is reading this bit and saving it as the LSb of its shift register.

After eight bits have been shifted out, the master and slave have exchanged register values.

If there is more data to exchange, the shift registers are loaded with new data and the process repeats itself.


Whether the data is meaningful or not (dummy data), depends on the application software. This leads to three scenarios for data transmission:

- Master sends useful data and slave sends dummy data.
- Master sends useful data and slave sends useful data.
- Master sends dummy data and slave sends useful data.

Transmissions may involve any number of clock cycles. When there is no more data to be transmitted, the master stops sending the clock signal and it deselects the slave.

Every slave device connected to the bus that has not been selected through its slave select line must disregard the clock and transmission signals and must not transmit out any data of its own.





### 25.2.1 SPI MODE REGISTERS

The MSSP1 module has five registers for SPI mode operation. These are:

- MSSP1 STATUS register (SSP1STAT)
- MSSP1 Control Register 1 (SSP1CON1)
- MSSP1 Control Register 3 (SSP1CON3)
- MSSP1 Data Buffer register (SSP1BUF)
- MSSP1 Address register (SSP1ADD)
- MSSP1 Shift register (SSP1SR) (Not directly accessible)

SSP1CON1 and SSP1STAT are the control and STATUS registers in SPI mode operation. The SSP1CON1 register is readable and writable. The lower 6 bits of the SSP1STAT are read-only. The upper two bits of the SSP1STAT are read/write.

In one SPI master mode, SSP1ADD can be loaded with a value used in the Baud Rate Generator. More information on the Baud Rate Generator is available in Section 25.7 "Baud Rate Generator".

SSP1SR is the shift register used for shifting data in and out. SSP1BUF provides indirect access to the SSP1SR register. SSP1BUF is the buffer register to which data bytes are written, and from which data bytes are read.

In receive operations, SSP1SR and SSP1BUF together create a buffered receiver. When SSP1SR receives a complete byte, it is transferred to SSP1BUF and the SSP1IF interrupt is set.

During transmission, the SSP1BUF is not buffered. A write to SSP1BUF will write to both SSP1BUF and SSP1SR.

### 25.2.2 SPI MODE OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSP1CON1<5:0> and SSP1STAT<7:6>). These control bits allow the following to be specified:

- Master mode (SCK1 is the clock output)
- Slave mode (SCK1 is the clock input)
- Clock Polarity (Idle state of SCK1)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCK1)
- Clock Rate (Master mode only)
- Slave Select mode (Slave mode only)

To enable the serial port, SSP1 Enable bit, SSP1EN of the SSP1CON1 register must be set. To reset or reconfigure SPI mode, clear the SSP1EN bit, re-initialize the SSP1CONx registers and then set the SSP1EN bit. This configures the SDI, SDO, SCK and SS pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed as follows:


- · SDI must have corresponding TRIS bit set
- SDO must have corresponding TRIS bit cleared
- SCK (Master mode) must have corresponding TRIS bit cleared
- SCK (Slave mode) must have corresponding TRIS bit set
- SS must have corresponding TRIS bit set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

The MSSP1 consists of a transmit/receive shift register (SSP1SR) and a buffer register (SSP1BUF). The SSP1SR shifts the data in and out of the device. MSb first. The SSP1BUF holds the data that was written to the SSP1SR until the received data is ready. Once the eight bits of data have been received, that byte is moved to the SSP1BUF register. Then, the Buffer Full Detect bit, BF of the SSP1STAT register, and the interrupt flag bit, SSP1IF, are set. This double-buffering of the received data (SSP1BUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSP1BUF register during transmission/reception of data will be ignored and the write collision detect bit, WCOL, of the SSP1CON1 register, will be set. User software must clear the WCOL bit to allow the following write(s) to the SSP1BUF register to complete successfully.

When the application software is expecting to receive valid data, the SSP1BUF should be read before the next byte of data to transfer is written to the SSP1BUF. The Buffer Full bit, BF of the SSP1STAT register, indicates when SSP1BUF has been loaded with the received data (transmission is complete). When the SSP1BUF is read, the BF bit is cleared. This data may be irrelevant if the SP1 is only a transmitter. Generally, the MSSP1 interrupt is used to determine when the transmission/reception has completed. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur.

The SSP1SR is not directly readable or writable and can only be accessed by addressing the SSP1BUF register. Additionally, the SSP1STAT register indicates the various Status conditions.



### FIGURE 25-5: SPI MASTER/SLAVE CONNECTION

#### 25.2.3 SPI MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK line. The master determines when the slave (Processor 2, Figure 25-5) is to broadcast data by the software protocol.


In Master mode, the data is transmitted/received as soon as the SSP1BUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSP1SR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSP1BUF register as if a normal received byte (interrupts and Status bits appropriately set). The clock polarity is selected by appropriately programming the CKP bit of the SSP1CON1 register and the CKE bit of the SSP1STAT register. This then, would give waveforms for SPI communication as shown in Figure 25-6, Figure 25-8, Figure 25-9 and Figure 25-10, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 \* Tcy)
- Fosc/64 (or 16 \* Tcy)
- Timer2 output/2
- Fosc/(4 \* (SSP1ADD + 1))

Figure 25-6 shows the waveforms for Master mode.

When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSP1BUF is loaded with the received data is shown.

FIGURE 25-6: SPI MODE WAVEFORM (MASTER MODE)



## 25.2.4 SPI SLAVE MODE

In Slave mode, the data is transmitted and received as external clock pulses appear on SCK. When the last bit is latched, the SSP1IF interrupt flag bit is set.

Before enabling the module in SPI Slave mode, the clock line must match the proper Idle state. The clock line can be observed by reading the SCK pin. The Idle state is determined by the CKP bit of the SSP1CON1 register.

While in Slave mode, the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in Sleep mode, the slave can transmit/receive data. The shift register is clocked from the SCK pin input and when a byte is received, the device will generate an interrupt. If enabled, the device will wake-up from Sleep.

## 25.2.4.1 Daisy-Chain Configuration

The SPI bus can sometimes be connected in a daisy-chain configuration. The first slave output is connected to the second slave input, the second slave output is connected to the third slave input, and so on. The final slave output is connected to the master input. Each slave sends out, during a second group of clock pulses, an exact copy of what was received during the first group of clock pulses. The whole chain acts as one large communication shift register. The daisy-chain feature only requires a single Slave Select line from the master device.

Figure 25-7 shows the block diagram of a typical daisy-chain connection when operating in SPI mode.

In a daisy-chain configuration, only the most recent byte on the bus is required by the slave. Setting the BOEN bit of the SSP1CON3 register will enable writes to the SSP1BUF register, even if the previous byte has not been read. This allows the software to ignore data that may not apply to it.

### 25.2.5 SLAVE SELECT SYNCHRONIZATION

The Slave Select can also be used to synchronize communication. The Slave Select line is held high until the master device is ready to communicate. When the Slave Select line is pulled low, the slave knows that a new transmission is starting.

If the slave fails to receive the communication properly, it will be reset at the end of the transmission, when the Slave Select line returns to a high state. The slave is then ready to receive a new transmission when the Slave Select line is pulled low again. If the Slave Select line is not used, there is a risk that the slave will eventually become out of sync with the master. If the slave misses a bit, it will always be one bit off in future transmissions. Use of the Slave Select line allows the slave and master to align themselves at the beginning of each transmission.

The  $\overline{SS}$  pin allows a Synchronous Slave mode. The SPI must be in Slave mode with  $\overline{SS}$  pin control enabled (SSP1CON1<3:0> = 0100).


When the  $\overline{SS}$  pin is low, transmission and reception are enabled and the SDO pin is driven.


When the  $\overline{SS}$  pin goes high, the SDO pin is no longer driven, even if in the middle of a transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application.


Note 1:	When the SPI is in Slave mode with $\overline{SS}$ pin control enabled (SSP1CON1<3:0> = 0100), the SPI module will reset if the $\overline{SS}$ pin is set to VDD.
2:	When the SPI is used in Slave mode with CKE set; the user must enable $\overline{SS}$ pin control.
3:	While operated in SPI Slave mode the SMP bit of the SSP1STAT register must remain clear.

When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the  $\overline{SS}$  pin to a high level or clearing the SSP1EN bit.










### FIGURE 25-9: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 0)

### FIGURE 25-10: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)



### 25.2.6 SPI OPERATION IN SLEEP MODE

In SPI Master mode, module clocks may be operating at a different speed than when in full power mode; in the case of the Sleep mode, all clocks are halted.

Special care must be taken by the user when the MSSP1 clock is much faster than the system clock.

In Slave mode, when MSSP1 interrupts are enabled, after the master completes sending data, an MSSP1 interrupt will wake the controller from Sleep.

If an exit from Sleep mode is not desired, MSSP1 interrupts should be disabled.

In SPI Master mode, when the Sleep mode is selected, all module clocks are halted and the transmission/reception will remain in that state until the device wakes. After the device returns to Run mode, the module will resume transmitting and receiving data.

In SPI Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in Sleep mode and data to be shifted into the SPI Transmit/Receive Shift register. When all eight bits have been received, the MSSP1 interrupt flag bit will be set and if enabled, will wake the device.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	_	_	—	ANSA4	_	ANSA2	ANSA1	ANSA0	118
ANSELC	_		_	_	ANSC3	ANSC2	ANSC1	ANSC0	122
APFCON	RXDTSEL	SDOSEL	SSSEL	_	T1GSEL	TXCKSEL	P1BSEL <sup>(2)</sup>	CCP1SEL <sup>(2)</sup>	114
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	86
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	87
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	89
SSP1BUF	F Synchronous Serial Port Receive Buffer/Transmit Register						221*		
SSP1CON1	WCOL	SSPOV	SSPEN	CKP	SSPM<3:0>			264	
SSP1CON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	266
SSP1STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	263
TRISA	_	—	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	117
TRISC <sup>(1)</sup>	—	_	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	121

### TABLE 25-1: SUMMARY OF REGISTERS ASSOCIATED WITH SPI OPERATION

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used by the MSSP1 in SPI mode.

\* Page provides register information.

Note 1: PIC16(L)F1823 only.

2: PIC12(L)F1822 only.

## 25.3 I<sup>2</sup>C MODE OVERVIEW

The Inter-Integrated Circuit Bus (I<sup>2</sup>C) is a multi-master serial data communication bus. Devices communicate in a master/slave environment where the master devices initiate the communication. A Slave device is controlled through addressing.

The I<sup>2</sup>C bus specifies two signal connections:

- · Serial Clock (SCL)
- Serial Data (SDA)

Figure 25-11 shows the block diagram of the MSSP1 module when operating in  $I^2C$  mode.

Both the SCL and SDA connections are bidirectional open-drain lines, each requiring pull-up resistors for the supply voltage. Pulling the line to ground is considered a logical zero and letting the line float is considered a logical one.

Figure 25-11 shows a typical connection between two processors configured as master and slave devices.

The  $I^2C$  bus can operate with one or more master devices and one or more slave devices.

There are four potential modes of operation for a given device:


- Master Transmit mode
   (master is transmitting data to a slave)
- Master Receive mode
   (master is receiving data from a slave)
- Slave Transmit mode (slave is transmitting data to a master)
- Slave Receive mode (slave is receiving data from the master)

To begin communication, a master device starts out in Master Transmit mode. The master device sends out a Start bit followed by the address byte of the slave it intends to communicate with. This is followed by a single Read/Write bit, which determines whether the master intends to transmit to or receive data from the slave device.

If the requested slave exists on the bus, it will respond with an Acknowledge bit, otherwise known as an ACK. The master then continues in either Transmit mode or Receive mode and the slave continues in the complement, either in Receive mode or Transmit mode, respectively.

A Start bit is indicated by a high-to-low transition of the SDA line while the SCL line is held high. Address and data bytes are sent out, Most Significant bit (MSb) first. The Read/Write bit is sent out as a logical one when the master intends to read data from the slave, and is sent out as a logical zero when it intends to write data to the slave.

### FIGURE 25-11: I<sup>2</sup>C MASTER/ SLAVE CONNECTION



The Acknowledge bit  $(\overline{ACK})$  is an active-low signal, which holds the SDA line low to indicate to the transmitter that the slave device has received the transmitted data and is ready to receive more.

The transition of a data bit is always performed while the SCL line is held low. Transitions that occur while the SCL line is held high are used to indicate Start and Stop bits.

If the master intends to write to the slave, then it repeatedly sends out a byte of data, with the slave responding after each byte with an  $\overrightarrow{ACK}$  bit. In this example, the master device is in Master Transmit mode and the slave is in Slave Receive mode.

If the master intends to read from the slave, then it repeatedly receives a byte of data from the slave, and responds after each byte with an  $\overline{ACK}$  bit. In this example, the master device is in Master Receive mode and the slave is Slave Transmit mode.

On the last byte of data communicated, the master device may end the transmission by sending a Stop bit. If the master device is in Receive mode, it sends the Stop bit in place of the last ACK bit. A Stop bit is indicated by a low-to-high transition of the SDA line while the SCL line is held high.

In some cases, the master may want to maintain control of the bus and re-initiate another transmission. If so, the master device may send another Start bit in place of the Stop bit or last ACK bit when it is in receive mode.

The I<sup>2</sup>C bus specifies three message protocols;

- Single message where a master writes data to a slave.
- Single message where a master reads data from a slave.
- Combined message where a master initiates a minimum of two writes, or two reads, or a combination of writes and reads, to one or more slaves.

When one device is transmitting a logical one, or letting the line float, and a second device is transmitting a logical zero, or holding the line low, the first device can detect that the line is not a logical one. This detection, when used on the SCL line, is called clock stretching. Clock stretching gives slave devices a mechanism to control the flow of data. When this detection is used on the SDA line, it is called arbitration. Arbitration ensures that there is only one master device communicating at any single time.

### 25.3.1 CLOCK STRETCHING

When a slave device has not completed processing data, it can delay the transfer of more data through the process of Clock Stretching. An addressed slave device may hold the SCL clock line low after receiving or sending a bit, indicating that it is not yet ready to continue. The master that is communicating with the slave will attempt to raise the SCL line in order to transfer the next bit, but will detect that the clock line has not yet been released. Because the SCL connection is open-drain, the slave has the ability to hold that line low until it is ready to continue communicating.

Clock stretching allows receivers that cannot keep up with a transmitter to control the flow of incoming data.

### 25.3.2 ARBITRATION

Each master device must monitor the bus for Start and Stop bits. If the device detects that the bus is busy, it cannot begin a new message until the bus returns to an Idle state.

However, two master devices may try to initiate a transmission on or about the same time. When this occurs, the process of arbitration begins. Each transmitter checks the level of the SDA data line and compares it to the level that it expects to find. The first transmitter to observe that the two levels don't match, loses arbitration, and must stop transmitting on the SDA line.

For example, if one transmitter holds the SDA line to a logical one (lets it float) and a second transmitter holds it to a logical zero (pulls it low), the result is that the SDA line will be low. The first transmitter then observes that the level of the line is different than expected and concludes that another transmitter is communicating.

The first transmitter to notice this difference is the one that loses arbitration and must stop driving the SDA line. If this transmitter is also a master device, it also must stop driving the SCL line. It then can monitor the lines for a Stop condition before trying to reissue its transmission. In the meantime, the other device that has not noticed any difference between the expected and actual levels on the SDA line continues with its original transmission. It can do so without any complications, because so far, the transmission appears exactly as expected with no other transmitter disturbing the message. Slave Transmit mode can also be arbitrated, when a master addresses multiple slaves, but this is less common.

If two master devices are sending a message to two different slave devices at the address stage, the master sending the lower slave address always wins arbitration. When two master devices send messages to the same slave address, and addresses can sometimes refer to multiple slaves, the arbitration process must continue into the data stage.

Arbitration usually occurs very rarely, but it is a necessary process for proper multi-master support.

## 25.4 I<sup>2</sup>C Mode Operation

All MSSP1 I<sup>2</sup>C communication is byte oriented and shifted out MSb first. Six SFR registers and two interrupt flags interface the module with the PIC<sup>®</sup> microcontroller and user software. Two pins, SDA and SCL, are exercised by the module to communicate with other external I<sup>2</sup>C devices.

### 25.4.1 BYTE FORMAT

All communication in  $I^2C$  is done in 9-bit segments. A byte is sent from a Master to a Slave or vice-versa, followed by an Acknowledge bit sent back. After the 8th falling edge of the SCL line, the device outputting data on the SDA changes that pin to an input and reads in an acknowledge value on the next clock pulse.

The clock signal, SCL, is provided by the master. Data is valid to change while the SCL signal is low, and sampled on the rising edge of the clock. Changes on the SDA line while the SCL line is high define special conditions on the bus, explained below.

### 25.4.2 DEFINITION OF I<sup>2</sup>C TERMINOLOGY

There is language and terminology in the description of I<sup>2</sup>C communication that have definitions specific to I<sup>2</sup>C. That word usage is defined below and may be used in the rest of this document without explanation. This table was adapted from the Philips I<sup>2</sup>C<sup>TM</sup> specification.

### 25.4.3 SDA AND SCL PINS

Selection of any I<sup>2</sup>C mode with the SSP1EN bit set, forces the SCL and SDA pins to be open-drain. These pins should be set by the user to inputs by setting the appropriate TRIS bits.

**Note:** Data is tied to output zero when an I<sup>2</sup>C mode is enabled.

### 25.4.4 SDA HOLD TIME

The hold time of the SDA pin is selected by the SDAHT bit of the SSP1CON3 register. Hold time is the time SDA is held valid after the falling edge of SCL. Setting the SDAHT bit selects a longer 300 ns minimum hold time and may help on buses with large capacitance.

## TABLE 25-2: I<sup>2</sup>C BUS TERMS

TABLE 25-2:	I-C BUS IERMS				
TERM	Description				
Transmitter	The device which shifts data out onto the bus.				
Receiver	The device which shifts data in from the bus.				
Master	The device that initiates a transfer, generates clock signals and termi- nates a transfer.				
Slave	The device addressed by the mas- ter.				
Multi-master	A bus with more than one device that can initiate data transfers.				
Arbitration	Procedure to ensure that only one master at a time controls the bus. Winning arbitration ensures that the message is not corrupted.				
Synchronization	Procedure to synchronize the clocks of two or more devices on the bus.				
Idle	No master is controlling the bus, and both SDA and SCL lines are high.				
Active	Any time one or more master devices are controlling the bus.				
Addressed Slave	Slave device that has received a matching address and is actively being clocked by a master.				
Matching Address	Address byte that is clocked into a slave that matches the value stored in SSP1ADD.				
Write Request	Slave receives a matching address with R/W bit clear, and is ready to clock in data.				
Read Request	Master sends an address byte with the $R/\overline{W}$ bit set, indicating that it wishes to clock data out of the Slave. This data is the next and all following bytes until a Restart or Stop.				
Clock Stretching	When a device on the bus hold SCL low to stall communication.				
Bus Collision	Any time the SDA line is sampled low by the module while it is out- putting and expected high state.				

### 25.4.5 START CONDITION

The  $I^2C$  specification defines a Start condition as a transition of SDA from a high to a low state while SCL line is high. A Start condition is always generated by the master and signifies the transition of the bus from an Idle to an Active state. Figure 25-12 shows wave forms for Start and Stop conditions.

A bus collision can occur on a Start condition if the module samples the SDA line low before asserting it low. This does not conform to the  $I^2C$  Specification that states no bus collision can occur on a Start.

### 25.4.6 STOP CONDITION

A Stop condition is a transition of the SDA line from low-to-high state while the SCL line is high.

**Note:** At least one SCL low time must appear before a Stop is valid, therefore, if the SDA line goes low then high again while the SCL line stays high, only the Start condition is detected.

### 25.4.7 RESTART CONDITION

A Restart is valid any time that a Stop would be valid. A master can issue a Restart if it wishes to hold the bus after terminating the current transfer. A Restart

### FIGURE 25-12: I<sup>2</sup>C START AND STOP CONDITIONS


has the same effect on the slave that a Start would, resetting all slave logic and preparing it to clock in an address. The master may want to address the same or another slave. Figure 25-13 shows wave forms for a Restart condition.

In 10-bit Addressing Slave mode a Restart is required for the master to clock data out of the addressed slave. Once a slave has been fully addressed, matching both high and low address bytes, the master can issue a Restart and the high address byte with the  $R/\overline{W}$  bit set. The slave logic will then hold the clock and prepare to clock out data.


After a full match with  $R/\overline{W}$  clear in 10-bit mode, a prior match flag is set and maintained. Until a Stop condition, a high address with  $R/\overline{W}$  clear, or high address match fails.

### 25.4.8 START/STOP CONDITION INTERRUPT MASKING

The SCIE and PCIE bits of the SSP1CON3 register can enable the generation of an interrupt in Slave modes that do not typically support this function. Slave modes where interrupt on Start and Stop detect are already enabled, these bits will have no effect.



### FIGURE 25-13: I<sup>2</sup>C RESTART CONDITION



### 25.4.9 ACKNOWLEDGE SEQUENCE

The 9th SCL pulse for any transferred byte in  $I^2C$  is dedicated as an Acknowledge. It allows receiving devices to respond back to the transmitter by pulling the SDA line low. The transmitter must release control of the line during this time to shift in the response. The Acknowledge (ACK) is an active-low signal, pulling the SDA line low indicated to the transmitter that the device has received the transmitted data and is ready to receive more.

The result of an  $\overline{ACK}$  is placed in the ACKSTAT bit of the SSP1CON2 register.

Slave software, when the AHEN and DHEN bits are set, allow the user to set the ACK value sent back to the transmitter. The ACKDT bit of the SSP1CON2 register is set/cleared to determine the response.

Slave hardware will generate an ACK response if the AHEN and DHEN bits of the SSP1CON3 register are clear.

There are certain conditions where an ACK will not be sent by the slave. If the BF bit of the SSP1STAT register or the SSP1OV bit of the SSP1CON1 register are set when a byte is received.

When the module is addressed, after the eighth falling edge of SCL on the bus, the ACKTIM bit of the SSP1CON3 register is set. The ACKTIM bit indicates the acknowledge time of the active bus. The ACKTIM Status bit is only active when the AHEN bit or DHEN bit is enabled.

### 25.5 I<sup>2</sup>C SLAVE MODE OPERATION

The MSSP1 Slave mode operates in one of four modes selected in the SSP1M bits of SSP1CON1 register. The modes can be divided into 7-bit and 10-bit Addressing mode. 10-bit Addressing modes operate the same as 7-bit with some additional overhead for handling the larger addresses.

Modes with Start and Stop bit interrupts operated the same as the other modes with SSP1IF additionally getting set upon detection of a Start, Restart, or Stop condition.

### 25.5.1 SLAVE MODE ADDRESSES

The SSP1ADD register (Register 25-6) contains the Slave mode address. The first byte received after a Start or Restart condition is compared against the value stored in this register. If the byte matches, the value is loaded into the SSP1BUF register and an interrupt is generated. If the value does not match, the module goes Idle and no indication is given to the software that anything happened.

The SSP Mask register (Register 25-5) affects the address matching process. See **Section 25.5.9** "SSP1 Mask Register" for more information.

### 25.5.1.1 I<sup>2</sup>C Slave 7-bit Addressing Mode

In 7-bit Addressing mode, the LSb of the received data byte is ignored when determining if there is an address match.

### 25.5.1.2 I<sup>2</sup>C Slave 10-bit Addressing Mode

In 10-bit Addressing mode, the first received byte is compared to the binary value of '1 1 1 1 0 A9 A8 0'. A9 and A8 are the two MSbs of the 10-bit address and stored in bits 2 and 1 of the SSP1ADD register.

After the acknowledge of the high byte the UA bit is set and SCL is held low until the user updates SSP1ADD with the low address. The low address byte is clocked in and all eight bits are compared to the low address value in SSP1ADD. Even if there is not an address match; SSP1IF and UA are set, and SCL is held low until SSP1ADD is updated to receive a high byte again. When SSP1ADD is updated the UA bit is cleared. This ensures the module is ready to receive the high address byte on the next communication.

A high and low address match as a write request is required at the start of all 10-bit addressing communication. A transmission can be initiated by issuing a Restart once the slave is addressed, and clocking in the high address with the R/W bit set. The slave hardware will then acknowledge the read request and prepare to clock out data. This is only valid for a slave after it has received a complete high and low address byte match.

### 25.5.2 SLAVE RECEPTION

When the  $R/\overline{W}$  bit of a matching received address byte is clear, the  $R/\overline{W}$  bit of the SSP1STAT register is cleared. The received address is loaded into the SSP1BUF register and acknowledged.

When the overflow condition exists for a received address, then not Acknowledge is given. An overflow condition is defined as either bit BF of the SSP1STAT register is set, or bit SSP1OV of the SSP1CON1 register is set. The BOEN bit of the SSP1CON3 register modifies this operation. For more information see Register 25-4.

An MSSP1 interrupt is generated for each transferred data byte. Flag bit, SSP1IF, must be cleared by software.

When the SEN bit of the SSP1CON2 register is set, SCL will be held low (clock stretch) following each received byte. The clock must be released by setting the CKP bit of the SSP1CON1 register, except sometimes in 10-bit mode. See Section 25.2.3 "SPI Master Mode" for more detail.

#### 25.5.2.1 7-bit Addressing Reception

This section describes a standard sequence of events for the MSSP1 module configured as an  $I^2C$  Slave in 7-bit Addressing mode. All decisions made by hardware or software and their effect on reception. Figure 25-14 and Figure 25-15 is used as a visual reference for this description.

This is a step by step process of what typically must be done to accomplish  $I^2C$  communication.

- 1. Start bit detected.
- 2. S bit of SSP1STAT is set; SSP1IF is set if interrupt on Start detect is enabled.
- 3. Matching address with  $R/\overline{W}$  bit clear is received.
- 4. The slave pulls SDA low sending an ACK to the master, and sets SSP1IF bit.
- 5. Software clears the SSP1IF bit.
- 6. Software reads received address from SSP1BUF clearing the BF flag.
- 7. If SEN = 1; Slave software sets CKP bit to release the SCL line.
- 8. The master clocks out a data byte.
- 9. Slave drives SDA low sending an ACK to the master, and sets SSP1IF bit.
- 10. Software clears SSP1IF.
- 11. Software reads the received byte from SSP1BUF clearing BF.
- 12. Steps 8-12 are repeated for all received bytes from the Master.
- 13. Master sends Stop condition, setting P bit of SSP1STAT, and the bus goes Idle.

## 25.5.2.2 7-bit Reception with AHEN and DHEN


Slave device reception with AHEN and DHEN set operate the same as without these options with extra interrupts and clock stretching added after the eighth falling edge of SCL. These additional interrupts allow the slave software to decide whether it wants to ACK the receive address or data byte, rather than the hardware. This functionality adds support for PMBus<sup>™</sup> that was not present on previous versions of this module.


This list describes the steps that need to be taken by slave software to use these options for  $I^2C$  communication. Figure 25-16 displays a module using both address and data holding. Figure 25-17 includes the operation with the SEN bit of the SSP1CON2 register set.


- 1. S bit of SSP1STAT is set; SSP1IF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit clear is clocked in. SSP1IF is set and CKP cleared after the 8th falling edge of SCL.
- 3. Slave clears the SSP1IF.
- Slave can look at the ACKTIM bit of the SSP1CON3 register to <u>determine</u> if the SSP1IF was after or before the ACK.
- 5. Slave reads the address value from SSP1BUF, clearing the BF flag.
- 6. Slave sets ACK value clocked out to the master by setting ACKDT.
- 7. Slave releases the clock by setting CKP.
- 8. SSP1IF is set after an ACK, not after a NACK.
- 9. If SEN = 1 the slave hardware will stretch the clock after the ACK.
- 10. Slave clears SSP1IF.


Note: SSP1IF is still set after the 9th falling edge of SCL even if there is no clock stretching and BF has been cleared. Only if NACK is sent to Master is SSP1IF not set

- 11. SSP1IF set and CKP cleared after eighth falling edge of SCL for a received data byte.
- 12. Slave looks at ACKTIM bit of SSP1CON3 to determine the source of the interrupt.
- 13. Slave reads the received data from SSP1BUF clearing BF.
- 14. Steps 7-14 are the same for each received data byte.
- 15. Communication is ended by either the slave sending an ACK = 1, or the master sending a Stop condition. If a Stop is sent and Interrupt on Stop Detect is disabled, the slave will only know by polling the P bit of the SSTSTAT register.









### 25.5.3 SLAVE TRANSMISSION

When the  $R/\overline{W}$  bit of the incoming address byte is set and an address match occurs, the  $R/\overline{W}$  bit of the SSP1STAT register is set. The received address is loaded into the SSP1BUF register, and an ACK pulse is sent by the slave on the ninth bit.

Following the ACK, slave hardware clears the CKP bit and the SCL pin is held low (see Section 25.5.6 "Clock Stretching" for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data.

The transmit data must be loaded into the SSP1BUF register which also loads the SSP1SR register. Then the SCL pin should be released by setting the CKP bit of the SSP1CON1 register. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time.

The ACK pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. This ACK value is copied to the ACKSTAT bit of the SSP1CON2 register. If ACKSTAT is set (not ACK), then the data transfer is complete. In this case, when the not ACK is latched by the slave, the slave goes Idle and waits for another occurrence of the Start bit. If the SDA line was low (ACK), the next transmit data must be loaded into the SSP1BUF register. Again, the SCL pin must be released by setting bit CKP.

An MSSP1 interrupt is generated for each data transfer byte. The SSP1IF bit must be cleared by software and the SSP1STAT register is used to determine the status of the byte. The SSP1IF bit is set on the falling edge of the ninth clock pulse.


#### 25.5.3.1 Slave Mode Bus Collision

A slave receives a Read request and begins shifting data out on the SDA line. If a bus collision is detected and the SBCDE bit of the SSP1CON3 register is set, the BCL1IF bit of the PIRx register is set. Once a bus collision is detected, the slave goes Idle and waits to be addressed again. User software can use the BCL1IF bit to handle a slave bus collision.

### 25.5.3.2 7-bit Transmission

A master device can transmit a read request to a slave, and then clock data out of the slave. The list below outlines what software for a slave will need to do to accomplish a standard transmission. Figure 25-18 can be used as a reference to this list.

- 1. Master sends a Start condition on SDA and SCL.
- 2. S bit of SSP1STAT is set; SSP1IF is set if interrupt-on-Start detect is enabled.
- Matching address with R/W bit set is received by the Slave setting SSP1IF bit.
- 4. Slave hardware generates an ACK and sets SSP1IF.
- 5. SSP1IF bit is cleared by user.
- 6. Software reads the received address from SSP1BUF, clearing BF.
- 7.  $R/\overline{W}$  is set so CKP was automatically cleared after the ACK.
- 8. The slave software loads the transmit data into SSP1BUF.
- 9. CKP bit is set releasing SCL, allowing the master to clock the data out of the slave.
- 10. SSP1IF is set after the ACK response from the master is loaded into the ACKSTAT register.
- 11. SSP1IF bit is cleared.
- 12. The slave software checks the ACKSTAT bit to see if the master wants to clock out more data.
  - **Note 1:** If the master ACKs the clock will be stretched.
    - ACKSTAT is the only bit updated on the rising edge of SCL (9th) rather than the falling.
- 13. Steps 9-13 are repeated for each transmitted byte.
- 14. If the master sends a not ACK; the clock is not held, but SSP1IF is still set.
- 15. The master sends a Restart condition or a Stop.
- 16. The slave is no longer addressed.



#### 25.5.3.3 7-bit Transmission with Address Hold Enabled

Setting the AHEN bit of the SSP1CON3 register enables additional clock stretching and interrupt generation after the eighth falling edge of a received matching address. Once a matching address has been clocked in, CKP is cleared and the SSP1IF interrupt is set.

Figure 25-19 displays a standard waveform of a 7-bit Address Slave Transmission with AHEN enabled.


- 1. Bus starts Idle.
- Master sends Start condition; the S bit of SSP1STAT is set; SSP1IF is set if interrupt-on-Start detect is enabled.
- Master sends matching address with R/W bit set. After the eighth falling edge of the SCL line the CKP bit is cleared and SSP1IF interrupt is generated.
- 4. Slave software clears SSP1IF.
- 5. Slave software reads ACKTIM bit of SSP1CON3 register, and  $R/\overline{W}$  and  $D/\overline{A}$  of the SSP1STAT register to determine the source of the interrupt.
- 6. Slave reads the address value from the SSP1BUF register clearing the BF bit.
- Slave software decides from this information if it wishes to ACK or not ACK and sets ACKDT bit of the SSP1CON2 register accordingly.
- 8. Slave sets the CKP bit releasing SCL.
- 9. Master clocks in the  $\overline{ACK}$  value from the slave.
- 10. Slave hardware automatically clears the CKP bit and sets SSP1IF after the ACK if the R/W bit is set.
- 11. Slave software clears SSP1IF.
- 12. Slave loads value to transmit to the master into SSP1BUF setting the BF bit.

Note: <u>SSP1BUF</u> cannot be loaded until after the <u>ACK</u>.

13. Slave sets CKP bit releasing the clock.

- 14. Master clocks out the data from the slave and sends an ACK value on the 9th SCL pulse.
- 15. Slave hardware copies the ACK value into the ACKSTAT bit of the SSP1CON2 register.
- 16. Steps 10-15 are repeated for each byte transmitted to the master from the slave.
- 17. If the master sends a not  $\overline{ACK}$  the slave releases the bus, allowing the master to send a Stop and end the communication.

**Note:** Master must send a not ACK on the last byte to ensure that the slave releases the SCL line to receive a Stop.



#### 25.5.4 SLAVE MODE 10-BIT ADDRESS RECEPTION

This section describes a standard sequence of events for the MSSP1 module configured as an  $I^2C$  Slave in 10-bit Addressing mode.

Figure 25-20 is used as a visual reference for this description.

This is a step by step process of what must be done by slave software to accomplish  $I^2C$  communication.

- 1. Bus starts Idle.
- Master sends Start condition; S bit of SSP1STAT is set; SSP1IF is set if interrupt-on-Start detect is enabled.
- 3. Master sends matching high address with  $R/\overline{W}$  bit clear; UA bit of the SSP1STAT register is set.
- 4. Slave sends ACK and SSP1IF is set.
- 5. Software clears the SSP1IF bit.
- 6. Software reads received address from SSP1BUF clearing the BF flag.
- 7. Slave loads low address into SSP1ADD, releasing SCL.
- 8. Master sends matching low address byte to the Slave; UA bit is set.


**Note:** Updates to the SSP1ADD register are not allowed until after the ACK sequence.


- 9. Slave sends ACK and SSP1IF is set.
- **Note:** If the low address does not match, SSP1IF and UA are still set so that the slave software can set SSP1ADD back to the high address. BF is not set because there is no match. CKP is unaffected.
- 10. Slave clears SSP1IF.
- 11. Slave reads the received matching address from SSP1BUF clearing BF.
- 12. Slave loads high address into SSP1ADD.
- 13. Master clocks a data <u>byte</u> to the slave and clocks out the slaves <u>ACK</u> on the ninth SCL pulse; SSP1IF is set.
- 14. If SEN bit of SSP1CON2 is set, CKP is cleared by hardware and the clock is stretched.
- 15. Slave clears SSP1IF.
- 16. Slave reads the received byte from SSP1BUF clearing BF.
- 17. If SEN is set the slave sets CKP to release the SCL.
- 18. Steps 13-17 repeat for each received byte.
- 19. Master sends Stop to end the transmission.


### 25.5.5 10-BIT ADDRESSING WITH ADDRESS OR DATA HOLD

Reception using 10-bit addressing with AHEN or DHEN set is the same as with 7-bit modes. The only difference is the need to update the SSP1ADD register using the UA bit. All functionality, specifically when the CKP bit is cleared and SCL line is held low are the same. Figure 25-21 can be used as a reference of a slave in 10-bit addressing with AHEN set.

Figure 25-22 shows a standard waveform for a slave transmitter in 10-bit Addressing mode.







### 25.5.6 CLOCK STRETCHING

Clock stretching occurs when a device on the bus holds the SCL line low effectively pausing communication. The slave may stretch the clock to allow more time to handle data or prepare a response for the master device. A master device is not concerned with stretching as anytime it is active on the bus and not transferring data it is stretching. Any stretching done by a slave is invisible to the master software and handled by the hardware that generates SCL.

The CKP bit of the SSP1CON1 register is used to control stretching in software. Any time the CKP bit is cleared, the module will wait for the SCL line to go low and then hold it. Setting CKP will release SCL and allow more communication.

### 25.5.6.1 Normal Clock Stretching

Following an ACK if the R/W bit of SSP1STAT is set, a read request, the slave hardware will clear CKP. This allows the slave time to update SSP1BUF with data to transfer to the master. If the SEN bit of SSP1CON2 is set, the slave hardware will always stretch the clock after the ACK sequence. Once the slave is ready; CKP is set by software and communication resumes.

- Note 1: The BF bit has no effect on if the clock will be stretched or not. This is different than previous versions of the module that would not stretch the clock, clear CKP, if SSP1BUF was read before the ninth falling edge of SCL.
  - 2: Previous versions of the module did not stretch the clock for a transmission if SSP1BUF was loaded before the ninth falling edge of SCL. It is now always cleared for read requests.

### 25.5.6.2 10-bit Addressing Mode

In 10-bit Addressing mode, when the UA bit is set, the clock is always stretched. This is the only time the SCL is stretched without CKP being cleared. SCL is released immediately after a write to SSP1ADD.

Note:	Previous versions of the module did not
	stretch the clock if the second address byte
	did not match.


### 25.5.6.3 Byte NACKing

When AHEN bit of SSP1CON3 is set; CKP is cleared by hardware after the eighth falling edge of SCL for a received matching address byte. When DHEN bit of SSP1CON3 is set; CKP is cleared after the eighth falling edge of SCL for received data.

Stretching after the eighth falling edge of SCL allows the slave to look at the received address or data and decide if it wants to ACK the received data.

### 25.5.7 CLOCK SYNCHRONIZATION AND THE CKP BIT

Any time the CKP bit is cleared, the module will wait for the SCL line to go low and then hold it. However, clearing the CKP bit will not assert the SCL output low until the SCL output is already sampled low. Therefore, the CKP bit will not assert the SCL line until an external  $I^2C$  master device has already asserted the SCL line. The SCL output will remain low until the CKP bit is set and all other devices on the  $I^2C$  bus have released SCL. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCL (see Figure 25-23).



#### FIGURE 25-23: CLOCK SYNCHRONIZATION TIMING

#### 25.5.8 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the  $I^2C$  bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master device. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an acknowledge.


The general call address is a reserved address in the I<sup>2</sup>C protocol, defined as address 0x00. When the GCEN bit of the SSP1CON2 register is set, the slave module will automatically  $\overline{ACK}$  the reception of this address regardless of the value stored in SSP1ADD. After the slave clocks in an address of all zeros with the R/W bit clear, an interrupt is generated and slave

software can read SSP1BUF and respond. Figure 25-24 shows a general call reception sequence.

In 10-bit Address mode, the UA bit will not be set on the reception of the general call address. The slave will prepare to receive the second byte as data, just as it would in 7-bit mode.

If the AHEN bit of the SSP1CON3 register is set, just as with any other address reception, the slave hardware will stretch the clock after the 8th falling edge of SCL. The slave must then set its ACKDT value and release the clock with communication progressing as it would normally.

### FIGURE 25-24: SLAVE MODE GENERAL CALL ADDRESS SEQUENCE



#### 25.5.9 SSP1 MASK REGISTER

An SSP1 Mask (SSP1MSK) register (Register 25-5) is available in I<sup>2</sup>C Slave mode as a mask for the value held in the SSP1SR register during an address comparison operation. A zero ('0') bit in the SSP1MSK register has the effect of making the corresponding bit of the received address a "don't care".

This register is reset to all '1's upon any Reset condition and, therefore, has no effect on standard SSP1 operation until written with a mask value.

The SSP1 Mask register is active during:

- 7-bit Address mode: address compare of A<7:1>.
- 10-bit Address mode: address compare of A<7:0> only. The SSP1 mask has no effect during the reception of the first (high) byte of the address.

## 25.6 I<sup>2</sup>C MASTER MODE

Master mode is enabled by setting and clearing the appropriate SSP1M bits in the SSP1CON1 register and by setting the SSP1EN bit. In Master mode, the SCL and SDA lines are set as inputs and are manipulated by the MSSP1 hardware.

Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP1 module is disabled. Control of the I<sup>2</sup>C bus may be taken when the P bit is set, or the bus is Idle.

In Firmware Controlled Master mode, user code conducts all I<sup>2</sup>C bus operations based on Start and Stop bit condition detection. Start and Stop condition detection is the only active circuitry in this mode. All other communication is done by the user software directly manipulating the SDA and SCL lines.

The following events will cause the SSP1 Interrupt Flag bit, SSP1IF, to be set (SSP1 interrupt, if enabled):

- · Start condition detected
- · Stop condition detected
- · Data transfer byte transmitted/received
- Acknowledge transmitted/received
- · Repeated Start generated
- Note 1: The MSSP1 module, when configured in I<sup>2</sup>C Master mode, does not allow queuing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSP1BUF register to initiate transmission before the Start condition is complete. In this case, the SSP1BUF will not be written to and the WCOL bit will be set, indicating that a write to the SSP1BUF did not occur
  - 2: When in Master mode, Start/Stop detection is masked and an interrupt is generated when the SEN/PEN bit is cleared and the generation is complete.

### 25.6.1 I<sup>2</sup>C MASTER MODE OPERATION

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I<sup>2</sup>C bus will not be released.


In Master Transmitter mode, serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted eight bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate the receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received eight bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

A Baud Rate Generator is used to set the clock frequency output on SCL. See Section 25.7 "Baud Rate Generator" for more detail.

### 25.6.2 CLOCK ARBITRATION

Clock arbitration occurs when the master, during any receive, transmit or Repeated Start/Stop condition, releases the SCL pin (SCL allowed to float high). When the SCL pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCL pin is actually sampled high. When the SCL pin is sampled high, the Baud Rate Generator is reloaded with the contents of SSP1ADD<7:0> and begins counting. This ensures that the SCL high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 25-25).



### 25.6.3 WCOL STATUS FLAG

If the user writes the SSP1BUF when a Start, Restart, Stop, Receive or Transmit sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write does not occur). Any time the WCOL bit is set it indicates that an action on SSP1BUF was attempted while the module was not Idle.

Note:	Because queuing of events is not allowed,						
	writing to the lower five bits of SSP1CON2						
	is disabled until the Start condition is						
	complete.						


### 25.6.4 I<sup>2</sup>C MASTER MODE START CONDITION TIMING

To initiate a Start condition (Figure 25-26), the user sets the Start Enable bit, SEN bit of the SSP1CON2 register. If the SDA and SCL pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSP1ADD<7:0> and starts its count. If SCL and SDA are both sampled high when the Baud Rate Generator times out (TBRG), the SDA pin is driven low. The action of the SDA being driven low while SCL is

FIGURE 25-26: FIRST START BIT TIMING

high is the Start condition and causes the S bit of the SSP1STAT1 register to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSP1ADD<7:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit of the SSP1CON2 register will be automatically cleared by hardware; the Baud Rate Generator is suspended, leaving the SDA line held low and the Start condition is complete.


- Note 1: If at the beginning of the Start condition, the SDA and SCL pins are already sampled low, or if during the Start condition, the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCL1IF, is set, the Start condition is aborted and the I<sup>2</sup>C module is reset into its Idle state.
  - The Philips I<sup>2</sup>C<sup>™</sup> Specification states that a bus collision cannot occur on a Start.



### 25.6.5 I<sup>2</sup>C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition (Figure 25-27) occurs when the RSEN bit of the SSP1CON2 register is programmed high and the Master state machine is no longer active. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the Baud Rate Generator is loaded and begins counting. The SDA pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDA is sampled high, the SCL pin will be deasserted (brought high). When SCL is sampled high, the Baud Rate Generator is reloaded and begins counting. SDA and SCL must be sampled high for one TBRG. This action is then followed by assertion of the SDA pin (SDA = 0) for one TBRG while SCL is high. SCL is asserted low. Following this, the RSEN bit of the SSP1CON2 register will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDA pin held low. As soon as a Start condition is detected on the SDA and SCL pins, the S bit of the SSP1STAT register will be set. The SSP1IF bit will not be set until the Baud Rate Generator has timed out.

- Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.2: A bus collision during the Repeated Start condition occurs if:
  - SDA is sampled low when SCL goes from low-to-high.
  - SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data '1'.



## FIGURE 25-27: REPEAT START CONDITION WAVEFORM

### 25.6.6 I<sup>2</sup>C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address or the other half of a 10-bit address is accomplished by simply writing a value to the SSP1BUF register. This action will set the Buffer Full flag bit, BF, and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted. SCL is held low for one Baud Rate Generator rollover count (TBRG). Data should be valid before SCL is released high. When the SCL pin is released high, it is held that way for TBRG. The data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA. This allows the slave device being addressed to respond with an ACK bit during the ninth bit time if an address match occurred, or if data was received properly. The status of ACK is written into the ACKSTAT bit

on the rising edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge Status bit, ACKSTAT, is cleared. If not, the bit is set. After the ninth clock, the SSP1IF bit is set and the master clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSP1BUF, leaving SCL low and SDA unchanged (Figure 25-28).

After the write to the SSP1BUF, each bit of the address will be shifted out on the falling edge of SCL until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will release the SDA pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT Status bit of the SSP1CON2 register. Following the falling edge of the ninth clock transmission of the address, the SSP1IF is set, the BF flag is cleared and the Baud Rate Generator is turned off until another write to the SSP1BUF takes place, holding SCL low and allowing SDA to float.

### 25.6.6.1 BF Status Flag

In Transmit mode, the BF bit of the SSP1STAT register is set when the CPU writes to SSP1BUF and is cleared when all eight bits are shifted out.

### 25.6.6.2 WCOL Status Flag

If the user writes the SSP1BUF when a transmit is already in progress (i.e., SSP1SR is still shifting out a data byte), the WCOL is set and the contents of the buffer are unchanged (the write does not occur).


WCOL must be cleared by software before the next transmission.

### 25.6.6.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit of the SSP1CON2 register is cleared when the slave has sent an Acknowledge ( $\overline{ACK} = 0$ ) and is set when the slave does not Acknowledge ( $\overline{ACK} = 1$ ). A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

#### 25.6.6.4 Typical Transmit Sequence:

- 1. The user generates a Start condition by setting the SEN bit of the SSP1CON2 register.
- 2. SSP1IF is set by hardware on completion of the Start.
- 3. SSP1IF is cleared by software.
- 4. The MSSP1 module will wait the required start time before any other operation takes place.
- 5. The user loads the SSP1BUF with the slave address to transmit.
- 6. Address is shifted out the SDA pin until all eight bits are transmitted. Transmission begins as soon as SSP1BUF is written to.
- 7. The MSSP1 module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSP1CON2 register.
- The MSSP1 module generates an interrupt at the end of the ninth clock cycle by setting the SSP1IF bit.
- 9. The user loads the SSP1BUF with eight bits of data.
- 10. Data is shifted out the SDA pin until all eight bits are transmitted.
- 11. The MSSP1 module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSP1CON2 register.
- 12. Steps 8-11 are repeated for all transmitted data bytes.
- 13. The user generates a Stop or Restart condition by setting the PEN or RSEN bits of the SSP1CON2 register. Interrupt is generated once the Stop/Restart condition is complete.



## 25.6.7 I<sup>2</sup>C MASTER MODE RECEPTION

Master mode reception (Figure 25-29) is enabled by programming the Receive Enable bit, RCEN bit of the SSP1CON2 register.

Note:	The MSSP1 module must be in an Idle
	state before the RCEN bit is set or the
	RCEN bit will be disregarded.

The Baud Rate Generator begins counting and on each rollover, the state of the SCL pin changes (high-to-low/low-to-high) and data is shifted into the SSP1SR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSP1SR are loaded into the SSP1BUF, the BF flag bit is set, the SSP1IF flag bit is set and the Baud Rate Generator is suspended from counting, holding SCL low. The MSSP1 is now in Idle state awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception by setting the Acknowledge Sequence Enable, ACKEN bit of the SSP1CON2 register.

## 25.6.7.1 BF Status Flag

In receive operation, the BF bit is set when an address or data byte is loaded into SSP1BUF from SSP1SR. It is cleared when the SSP1BUF register is read.

#### 25.6.7.2 SSP1OV Status Flag

In receive operation, the SSP1OV bit is set when eight bits are received into the SSP1SR and the BF flag bit is already set from a previous reception.


## 25.6.7.3 WCOL Status Flag

If the user writes the SSP1BUF when a receive is already in progress (i.e., SSP1SR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

25.6.7.4 Typical Receive Sequence:

- 1. The user generates a Start condition by setting the SEN bit of the SSP1CON2 register.
- 2. SSP1IF is set by hardware on completion of the Start.
- 3. SSP1IF is cleared by software.
- 4. User writes SSP1BUF with the slave address to transmit and the R/W bit set.
- 5. Address is shifted out the SDA pin until all eight bits are transmitted. Transmission begins as soon as SSP1BUF is written to.
- 6. The MSSP1 module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSP1CON2 register.
- 7. The MSSP1 module generates an interrupt at the end of the ninth clock cycle by setting the SSP1IF bit.

- 8. User sets the RCEN bit of the SSP1CON2 register and the Master clocks in a byte from the slave.
- 9. After the eighth falling edge of SCL, SSP1IF and BF are set.
- 10. Master clears SSP1IF and reads the received byte from SSP1UF, clears BF.
- 11. Master sets ACK value sent to slave in ACKDT bit of the SSP1CON2 register and initiates the ACK by setting the ACKEN bit.
- 12. Masters ACK is clocked out to the Slave and SSP1IF is set.
- 13. User clears SSP1IF.
- 14. Steps 8-13 are repeated for each received byte from the slave.
- 15. Master sends a not ACK or Stop to end communication.



#### 25.6.8 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit, ACKEN bit of the SSP1CON2 register. When this bit is set, the SCL pin is pulled low and the contents of the Acknowledge data bit are presented on the SDA pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCL pin is deasserted (pulled high). When the SCL pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSP1 module then goes into Idle mode (Figure 25-30).

## 25.6.8.1 WCOL Status Flag

If the user writes the SSP1BUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write does not occur).


#### 25.6.9 STOP CONDITION TIMING

A Stop bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN bit of the SSP1CON2 register. At the end of a receive/transmit, the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low. When the SDA line is sampled low, the Baud Rate Generator is reloaded and counts down to '0'. When the Baud Rate Generator times out, the SCL pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDA pin will be deasserted. When the SDA pin is sampled high while SCL is high, the P bit of the SSP1STAT register is set. A TBRG later, the PEN bit is cleared and the SSP1IF bit is set (Figure 25-31).


## 25.6.9.1 WCOL Status Flag

If the user writes the SSP1BUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

## FIGURE 25-30: ACKNOWLEDGE SEQUENCE WAVEFORM



#### FIGURE 25-31: STOP CONDITION RECEIVE OR TRANSMIT MODE



## 25.6.10 SLEEP OPERATION

While in Sleep mode, the I<sup>2</sup>C slave module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSP1 interrupt is enabled).

#### 25.6.11 EFFECTS OF A RESET

A Reset disables the MSSP1 module and terminates the current transfer.

### 25.6.12 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP1 module is disabled. Control of the I<sup>2</sup>C bus may be taken when the P bit of the SSP1STAT register is set, or the bus is Idle, with both the S and P bits clear. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the Stop condition occurs.

In multi-master operation, the SDA line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed by hardware with the result placed in the BCL1IF bit.

The states where arbitration can be lost are:

- · Address Transfer
- Data Transfer
- · A Start Condition
- · A Repeated Start Condition
- An Acknowledge Condition

#### 25.6.13 MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA, by letting SDA float high and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin is '0', then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCL1IF, and reset the I<sup>2</sup>C port to its Idle state (Figure 25-32).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are deasserted and the SSP1BUF can be written to. When the user services the bus collision Interrupt Service Routine and if the  $l^2C$  bus is free, the user can resume communication by asserting a Start condition.


If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are deasserted and the respective control bits in the SSP1CON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the I<sup>2</sup>C bus is free, the user can resume communication by asserting a Start condition.

The master will continue to monitor the SDA and SCL pins. If a Stop condition occurs, the SSP1IF bit will be set.

A write to the SSP1BUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the  $I^2C$  bus can be taken when the P bit is set in the SSP1STAT register, or the bus is Idle and the S and P bits are cleared.

## FIGURE 25-32: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE



## 25.6.13.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- a) SDA or SCL are sampled low at the beginning of the Start condition (Figure 25-33).
- b) SCL is sampled low before SDA is asserted low (Figure 25-34).

During a Start condition, both the SDA and the SCL pins are monitored.

If the SDA pin is already low, or the SCL pin is already low, then all of the following occur:


- · the Start condition is aborted,
- the BCL1IF flag is set and
- the MSSP1 module is reset to its Idle state (Figure 25-33).

The Start condition begins with the SDA and SCL pins deasserted. When the SDA pin is sampled high, the Baud Rate Generator is loaded and counts down. If the SCL pin is sampled low while SDA is high, a bus collision occurs because it is assumed that another master is attempting to drive a data '1' during the Start condition.


If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 25-35). If, however, a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to zero; if the SCL pin is sampled as '0' during this time, a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low.

Note: The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDA before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.














## 25.6.13.2 Bus Collision During a Repeated Start Condition

During a Repeated Start condition, a bus collision occurs if:


- a) A low level is sampled on SDA when SCL goes from low level to high level (Case 1).
- b) SCL goes low before SDA is asserted low, indicating that another master is attempting to transmit a data '1' (Case 2).

When the user releases SDA and the pin is allowed to float high, the BRG is loaded with SSP1ADD and counts down to zero. The SCL pin is then deasserted and when sampled high, the SDA pin is sampled. If SDA is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', Figure 25-36). If SDA is sampled high, the BRG is reloaded and begins counting. If SDA goes from high-to-low before the BRG times out, no bus collision occurs because no two masters can assert SDA at exactly the same time.


If SCL goes from high-to-low before the BRG times out and SDA has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition, see Figure 25-37.

If, at the end of the BRG time-out, both SCL and SDA are still high, the SDA pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated Start condition is complete.

FIGURE 25-36: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)








#### 25.6.13.3 Bus Collision During a Stop Condition

Bus collision occurs during a Stop condition if:


- a) After the SDA pin has been deasserted and allowed to float high, SDA is sampled low after the BRG has timed out (Case 1).
- b) After the SCL pin is deasserted, SCL is sampled low before SDA goes high (Case 2).

The Stop condition begins with SDA asserted low. When SDA is sampled low, the SCL pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSP1ADD and counts down to 0. After the BRG times out, SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 25-38). If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 25-39).

## FIGURE 25-38: BUS COLLISION DURING A STOP CONDITION (CASE 1)



## FIGURE 25-39: BUS COLLISION DURING A STOP CONDITION (CASE 2)



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	86
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	87
PIE2	OSFIE	C2IE <sup>(1)</sup>	C1IE	EEIE	BCL1IE	—	_	_	88
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSP1IF	CCP1IF	TMR2IF		89
PIR2	OSFIF	C2IF <sup>(1)</sup>	C1IF	EEIF	BCL1IF	—		_	90
SSP1ADD	ADD7	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0	267
SSP1BUF	Synchronous	s Serial Port F	Receive Buffer	/Transmit Reg	gister				221*
SSP1CON1	WCOL	SSPOV	SSPEN	CKP		SSPM	<3:0>		264
SSP1CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	265
SSP1CON3	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	266
SSP1MSK	MSK7	MSK6	MSK5	MSK4	MSK3	MSK2	MSK1	MSK0	267
SSP1STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	263
TRISA	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	117
TRISC <sup>(1)</sup>	—	_	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	121

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by the MSSP module in I<sup>2</sup>C™ mode. \* Page provides register information.

Note 1: PIC16(L)F1823 only.

## 25.7 BAUD RATE GENERATOR

The MSSP1 module has a Baud Rate Generator available for clock generation in both I<sup>2</sup>C and SPI Master modes. The Baud Rate Generator (BRG) reload value is placed in the SSP1ADD register (Register 25-6). When a write occurs to SSP1BUF, the Baud Rate Generator will automatically begin counting down.

Once the given operation is complete, the internal clock will automatically stop counting and the clock pin will remain in its last state.

An internal signal "Reload" in Figure 25-40 triggers the value from SSP1ADD to be loaded into the BRG counter. This occurs twice for each oscillation of the


module clock line. The logic dictating when the reload signal is asserted depends on the mode the MSSP1 is being operated in.

Table 25-4demonstratesclockratesbasedoninstructioncyclesandtheBRGvalueloadedintoSSP1ADD.

#### **EQUATION 25-1:**

$$FCLOCK = \frac{FOSC}{(SSPxADD + 1)(4)}$$

## FIGURE 25-40: BAUD RATE GENERATOR BLOCK DIAGRAM



**Note:** Values of 0x00, 0x01 and 0x02 are not valid for SSP1ADD when used as a Baud Rate Generator for I<sup>2</sup>C. This is an implementation limitation.

#### TABLE 25-4: MSSP1 CLOCK RATE W/BRG

Fosc	Fcy	BRG Value	FCLOCK (2 Rollovers of BRG)
32 MHz	8 MHz	13h	400 kHz
32 MHz	8 MHz	19h	308 kHz
32 MHz	8 MHz	4Fh	100 kHz
16 MHz	4 MHz	09h	400 kHz
16 MHz	4 MHz	0Ch	308 kHz
16 MHz	4 MHz	27h	100 kHz
4 MHz	1 MHz	09h	100 kHz

**Note 1:** Refer to the I/O port electrical and timing specifications in Table 30-4 and Figure 30-7 to ensure the system is designed to support the I/O requirements.

## REGISTER 25-1: SSP1STAT: SSP1 STATUS REGISTER

R/W-0/0	R/W-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0			
SMP	CKE	D/A	Р	S	R/W	UA	BF			
bit 7							bit 0			
Legend:										
R = Readable b		W = Writable b	it	•	ented bit, read as					
u = Bit is uncha	inged	x = Bit is unkno		-n/n = Value at	POR and BOR/V	alue at all other I	Resets			
'1' = Bit is set		'0' = Bit is clear	ed							
bit 7	SMP: SPI Data	Input Sample bi	t							
	SPI Master mo		i.							
	1 = Input data	sampled at end o								
		sampled at midd	e of data outpu	t time						
	SPI Slave mod SMP must be c	<u>e:</u> leared when SP	Lis used in Slav	/e mode						
	In I <sup>2</sup> C Master o	r Slave mode:								
			•	eed mode (100 k	Hz and 1 MHz)					
h it 0		control enabled f								
bit 6		k Edge Select bi	t (SPI mode on	iy)						
		<u>In SPI Master or Slave mode:</u> 1 = Transmit occurs on transition from active to Idle clock state								
		0 = Transmit occurs on transition from Idle to active clock state								
	$\ln l^2 C^{\text{TM}}$ mode only:									
	<ul> <li>1 = Enable input logic so that thresholds are compliant with SMBus specification</li> <li>0 = Disable SMBus specific inputs</li> </ul>									
bit 5		ress bit (I <sup>2</sup> C mod								
				smitted was data						
		hat the last byte r	eceived or tran	smitted was add	ress					
bit 4	<b>P:</b> Stop bit	This bit is also			disabled CODIC					
				last (this bit is '0	disabled, SSP1EN	is cleared.)				
		s not detected la			of Resety					
bit 3	S: Start bit									
	(I <sup>2</sup> C mode only. This bit is cleared when the MSSP1 module is disabled, SSP1EN is cleared.)									
	<ul> <li>1 = Indicates that a Start bit has been detected last (this bit is '0' on Reset)</li> <li>0 = Start bit was not detected last</li> </ul>									
bit 2		te bit informatior		<b>A</b> ()						
					natch. This bit is o	nlv valid from the	address match			
	to the next Star	t bit, Stop bit, or				,				
	In I <sup>2</sup> C Slave me 1 = Read	<u>ode:</u>								
	0 = Write									
	In I <sup>2</sup> C Master n									
	1 = Transmit i 0 = Transmit i	s in progress s not in progress	1							
				CEN or ACKEN	will indicate if the I	MSSP1 is in Idle	mode.			
bit 1	•	ldress bit (10-bit								
	1 = Indicates that the user needs to update the address in the SSP1ADD register 0 = Address does not need to be updated									
hit 0	BF: Buffer Full		e upualeu							
bit 0	Receive (SPI a									
	1 = Receive co	mplete, SSP1BL								
		t complete, SSP	1BUF is empty							
	<u>Transmit (I<sup>2</sup>C n</u> 1 = Data transr		loes not include	the $\overline{ACK}$ and $\mathfrak{S}$	op bits), SSP1BU	F is full				
					bits), SSP1BUF					

## REGISTER 25-2: SSP1CON1: SSP1 CONTROL REGISTER 1

R/C/HS-0	)/0 R/C/HS-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
WCOL	SSP10V	SSP1EN	СКР		SSP1I	VI<3:0>	
bit 7		•	•	•			bit
Legend:							
R = Readab	le bit	W = Writable bi	t	U = Unimplemer	nted bit, read as '0	,	
u = Bit is un	changed	x = Bit is unkno	wn	-n/n = Value at F	OR and BOR/Valu	ue at all other Rese	ets
'1' = Bit is se	et	'0' = Bit is clear	ed	HS = Bit is set b	y hardware	C = User cleared	l
					,		
bit 7	Master mode:	ollision Detect bit	intor was attampt	ed while the I <sup>2</sup> C co	nditions were not a	colid for a transmiss	aion to bo start
	0 = No collisio <u>Slave mode:</u>	n BUF register is writt		ansmitting the previo			
bit 6		ive Overflow Indic	ator hit(1)				
	is lost. Óve data, to av initiated by 0 = No overflo <u>In I<sup>2</sup>C mode:</u> 1 = A byte is r	erflow can only occ oid setting overflow writing to the SSP w eceived while the st be cleared in so	ur in Slave mode. v. In Master mode 1BUF register (m SSP1BUF regist	ster is still holding th In Slave mode, the , the overflow bit is i ust be cleared in so er is still holding the	user must read the not set since each r ftware).	SSP1BUF, even if new reception (and	only transmittin transmission) is
bit 5		nronous Serial Po when enabled, the		properly configure	d as input or outpu	ıt	
	1 = Enables set 0 = Disables s In $I^2C$ mode: 1 = Enables th	erial port and con	figures these pin onfigures the SDA	and SCL pins as the			
bit 4	<ul> <li>0 = Disables serial port and configures these pins as I/O port pins</li> <li>CKP: Clock Polarity Select bit <ul> <li>In SPI mode:</li> <li>1 = Idle state for clock is a high level</li> <li>0 = Idle state for clock is a low level</li> <li>In I<sup>2</sup>C Slave mode:</li> </ul> </li> <li>SCL release control <ul> <li>1 = Enable clock</li> <li>0 = Holds clock low (clock stretch). (Used to ensure data setup time.)</li> <li>In I<sup>2</sup>C Master mode:</li> <li>Unused in this mode</li> </ul> </li> </ul>						
bit 3-0	0000 = SPI Ma; 0001 = SPI Ma; 0010 = SPI Ma; 0100 = SPI Ma; 0100 = SPI Sla 0101 = SPI Sla $0101 = I^2C Slav$ $1000 = I^2C Ma;$ 1001 = Reserve 1010 = SPI Ma; $1011 = I^2C firm$ 1100 = Reserve 1101 = Reserve $1101 = I^2C Slav$	ve mode, 7-bit ado ve mode, 10-bit ado ster mode, clock = ed ster mode, clock = ware controlled M ed ed ve mode, 7-bit ado	Fosc/4 Fosc/16 Fosc/64 TMR2 output/2 SCK pin, <u>SS</u> pin SCK pin, <u>SS</u> pin dress Fosc / (4 * (SSF Fosc/(4 * (SSP aster mode (Slav	control enabled control disabled, S P1ADD+1)) <sup>(4)</sup> 1ADD+1))( <sup>5)</sup>	ts enabled	I/O pin	
Note 1:	In Master mode, the c			-	-	iated by writing to	the SSP1BUF
2: 3: 4: 5:	register. When enabled, these When enabled, the SI SSP1ADD values of 0 SSP1ADD value of '0'	pins must be prop DA and SCL pins i ), 1 or 2 are not su	perly configured a must be configure pported for I <sup>2</sup> C N	as input or output. ed as inputs. Aode.	.,	,, <u>.</u>	

R/W-0/0	R-0/0	R/W-0/0	R/S/HS-0/0	R/S/HS-0/0	R/S/HS-0/0	R/S/HS-0/0	R/W/HS-0/0		
GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN		
bit 7							bit 0		
Legend:									
R = Readable		W = Writable	e bit	•	mented bit, read				
u = Bit is unc	-	x = Bit is unk	nown		at POR and BO		other Resets		
'1' = Bit is set	t	'0' = Bit is cle	eared	HC = Cleared	d by hardware	S = User set			
bit 7	1 = Enable in		•	• •	or 00h) is receiv	ed in the SSP1	ISR		
bit 6	1 = Acknowle	cknowledge S edge was not r edge was rece		mode only)					
bit 5	<u>In Receive m</u> Value transm	ACKDT: Acknowledge Data bit (in I <sup>2</sup> C mode only) In Receive mode: Value transmitted when the user initiates an Acknowledge sequence at the end of a receive 1 = Not Acknowledge							
bit 4		<b>EN:</b> Acknowledge Sequence Enable bit (in I <sup>2</sup> C Master mode only)							
	<u>In Master Receive mode:</u> 1 = Initiate Acknowledge sequence on SDA and SCL pins, and transmit ACKI Automatically cleared by hardware. 0 = Acknowledge sequence Idle					KDT data bit.			
bit 3		Receive mode	(in I <sup>2</sup> C Master for I <sup>2</sup> C	mode only)					
bit 2	PEN: Stop Co	ondition Enabl	e bit (in I <sup>2</sup> C Ma	ster mode only	y)				
	<u>SCK Release</u> 1 = Initiate St 0 = Stop cond	op condition o	n SDA and SC	L pins. Automa	atically cleared I	oy hardware.			
bit 1	1 = Initiate R	<ul> <li>RSEN: Repeated Start Condition Enabled bit (in I<sup>2</sup>C Master mode only)</li> <li>1 = Initiate Repeated Start condition on SDA and SCL pins. Automatically cleared by hardware.</li> <li>0 = Repeated Start condition Idle</li> </ul>							
bit 0	SEN: Start Co	ondition Enabl	ed bit (in I <sup>2</sup> C N	laster mode or	ıly)				
	0 = Start cond	art condition o dition Idle	n SDA and SC	L pins. Autom	atically cleared I	by hardware.			
				ave transmit ar	nd slave receive	(stretch enabl	ed)		
Note 1. Fo	or bits ACKEN F	CEN PEN R		he l <sup>2</sup> C module	is not in the Idl	a mode this hi	t may not be		

## REGISTER 25-3: SSP1CON2: SSP1 CONTROL REGISTER 2

**Note 1:** For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I<sup>2</sup>C module is not in the Idle mode, this bit may not be set (no spooling) and the SSP1BUF may not be written (or writes to the SSP1BUF are disabled).

R-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN
bit 7							bit (
Legend:							
R = Readable		W = Writable		•	mented bit, read		
u = Bit is uncl	•	x = Bit is unk		-n/n = Value	at POR and BO	R/Value at all c	other Resets
'1' = Bit is set		'0' = Bit is cle	ared				
bit 7	1 = Indicates		in an Acknowl	edge sequenc	e, set on 8 <sup>⊤н</sup> fal		CL clock
		-	-	-	g edge of SCL c	lock	
bit 6	1 = Enable in	ondition Interru terrupt on dete ction interrupts	ction of Stop of	condition	/)		
bit 5	•	ondition Interru			()		
	1 = Enable in	terrupt on dete	ction of Start	or Restart cond			
bit 4		r Overwrite En	able bit				
	In SPI Slave						
	0 = If nev	w byte is recei	ved with BF bi	t of the SSP1S	oyte is shifted in STAT register al		
	<u>In I<sup>2</sup>C Master</u>	1CON1 registe mode and SP signored.			upualed		
	<u>In I<sup>2</sup>C Slave r</u> 1 = SSP state	node:	V bit only if the	BF bit = 0.	r a received ad ar	dress/data byte	e, ignoring th
bit 3		, Hold Time Se	-				
		of 300 ns hold	•	• ·	g edge of SCL		
		of 100 ns hold		-			
bit 2	SBCDE: Slav	ve Mode Bus C	ollision Detect	Enable bit (I <sup>2</sup>	C Slave mode c	only)	
		ig edge of SC the PIR2 regis			n the module is	s outputting a l	high state, th
		ave bus collision inter		bled			
bit 1	AHEN: Addre	ess Hold Enabl	e bit (l <sup>2</sup> C Slav	e mode only)			
	SSP1CC	g the 8th fallir N1 register wi nolding is disat	ll be cleared a		ning received a I be held low.	ddress byte; (	CKP bit of th
bit 0		Hold Enable bi	_	ode only)			
Site	1 = Following of the SS		edge of SCL t ster and SCL i	for a received	data byte; slave	hardware clea	irs the CKP b
		-					
wh	er daisy-chained nen a new byte is SP1BUF.						
	is bit has no effe	ect in Slave mo	ndes that Start	and Stop cond	lition detection	is explicitly lists	d as enable
<b>2.</b> 111						s explicitly liste	

#### REGISTER 25-4: SSP1CON3: SSP1 CONTROL REGISTER 3

3: The ACKTIM Status bit is only active when the AHEN bit or DHEN bit is set.

#### REGISTER 25-5: SSP1MSK: SSP1 MASK REGISTER

R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1	
			MSK	<7:0>				
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable bit		U = Unimplemented bit, read as '0'				
u = Bit is unch	nanged	x = Bit is unknown		-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set		'0' = Bit is cle	ared					
bit 7-1	MSK<7:1>:							
		eived address b eived address b					atch	

#### bit 0 MSK<0>: Mask bit for I<sup>2</sup>C Slave mode, 10-bit Address

 $I^2C$  Slave mode, 10-bit address (SSP1M<3:0> = 0111 or 1111):

1 = The received address bit 0 is compared to SSP1ADD<0> to detect  $I^2C$  address match

0 = The received address bit 0 is not used to detect I<sup>2</sup>C address match

I<sup>2</sup>C Slave mode, 7-bit address, the bit is ignored

## REGISTER 25-6: SSP1ADD: MSSP1 ADDRESS AND BAUD RATE REGISTER (I<sup>2</sup>C MODE)

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
	ADD<7:0>							
bit 7							bit 0	

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

#### Master mode:

bit 7-0	ADD<7:0>: Baud Rate Clock Divider bits
	SCL pin clock period = ((ADD<7:0> + 1) *4)/Fosc

#### <u>10-Bit Slave mode — Most Significant Address byte:</u>

- bit 7-3 **Not used:** Unused for Most Significant Address byte. Bit state of this register is a "don't care". Bit pattern sent by master is fixed by I<sup>2</sup>C specification and must be equal to '11110'. However, those bits are compared by hardware and are not affected by the value in this register.
- bit 2-1 ADD<2:1>: Two Most Significant bits of 10-bit address
- bit 0 Not used: Unused in this mode. Bit state is a "don't care".

#### <u>10-Bit Slave mode — Least Significant Address byte:</u>

bit 7-0 ADD<7:0>: Eight Least Significant bits of 10-bit address

#### 7-Bit Slave mode:

bit 7-1 ADD<7:1>: 7-bit address	
---------------------------------	--

bit 0 Not used: Unused in this mode. Bit state is a "don't care".

## 26.0 ENHANCED UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is a serial I/O communications peripheral. It contains all the clock generators, shift registers and data buffers necessary to perform an input or output serial data transfer independent of device program execution. The EUSART, also known as a Serial Communications Interface (SCI), can be configured as a full-duplex asynchronous system or half-duplex synchronous system. Full-Duplex mode is useful for communications with peripheral systems, such as CRT terminals and personal computers. Half-Duplex Synchronous mode is intended for communications with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs or other microcontrollers. These devices typically do not have internal clocks for baud rate generation and require the external clock signal provided by a master synchronous device.


The EUSART module includes the following capabilities:

- · Full-duplex asynchronous transmit and receive
- Two-character input buffer
- One-character output buffer
- Programmable 8-bit or 9-bit character length
- · Address detection in 9-bit mode
- Input buffer overrun error detection
- Received character framing error detection
- Half-duplex synchronous master
- · Half-duplex synchronous slave
- Programmable clock polarity in synchronous modes
- Sleep operation


The EUSART module implements the following additional features, making it ideally suited for use in Local Interconnect Network (LIN) bus systems:

- · Automatic detection and calibration of the baud rate
- Wake-up on Break reception
- 13-bit Break character transmit

Block diagrams of the EUSART transmitter and receiver are shown in Figure 26-1 and Figure 26-2.



## FIGURE 26-1: EUSART TRANSMIT BLOCK DIAGRAM



The operation of the EUSART module is controlled through three registers:

- Transmit Status and Control (TXSTA)
- Receive Status and Control (RCSTA)
- Baud Rate Control (BAUDCON)

These registers are detailed in Register 26-1, Register 26-2 and Register 26-3, respectively.

When the receiver or transmitter section is not enabled then the corresponding RX or TX pin may be used for general purpose input and output.

## 26.1 EUSART Asynchronous Mode

The EUSART transmits and receives data using the standard non-return-to-zero (NRZ) format. NRZ is implemented with two levels: a VOH mark state which represents a '1' data bit, and a VOL space state which represents a '0' data bit. NRZ refers to the fact that consecutively transmitted data bits of the same value stay at the output level of that bit without returning to a neutral level between each bit transmission. An NRZ transmission port idles in the mark state. Each character transmission consists of one Start bit followed by eight or nine data bits and is always terminated by one or more Stop bits. The Start bit is always a space and the Stop bits are always marks. The most common data format is eight bits. Each transmitted bit persists for a period of 1/(Baud Rate). An on-chip dedicated 8-bit/16-bit Baud Rate Generator is used to derive standard baud rate frequencies from the system oscillator. See Table 26-5 for examples of baud rate configurations.

The EUSART transmits and receives the LSb first. The EUSART's transmitter and receiver are functionally independent, but share the same data format and baud rate. Parity is not supported by the hardware, but can be implemented in software and stored as the ninth data bit.

#### 26.1.1 EUSART ASYNCHRONOUS TRANSMITTER

The EUSART transmitter block diagram is shown in Figure 26-1. The heart of the transmitter is the serial Transmit Shift Register (TSR), which is not directly accessible by software. The TSR obtains its data from the transmit buffer, which is the TXREG register.

#### 26.1.1.1 Enabling the Transmitter

The EUSART transmitter is enabled for asynchronous operations by configuring the following three control bits:

- TXEN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the TXEN bit of the TXSTA register enables the transmitter circuitry of the EUSART. Clearing the SYNC bit of the TXSTA register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RCSTA register enables the EUSART and automatically configures the TX/CK I/O pin as an output. If the TX/CK pin is shared with an analog peripheral, the analog I/O function must be disabled by clearing the corresponding ANSEL bit.

**Note 1:** The TXIF Transmitter Interrupt flag is set when the TXEN enable bit is set.

## 26.1.1.2 Transmitting Data

A transmission is initiated by writing a character to the TXREG register. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREG is immediately transferred to the TSR register. If the TSR still contains all or part of a previous character, the new character data is held in the TXREG until the Stop bit of the previous character has been transmitted. The pending character in the TXREG is then transferred to the TSR in one TCY immediately following the Stop bit sequence commences immediately following the transfer of the data to the TSR from the TXREG.

#### 26.1.1.3 Transmit Interrupt Flag

The TXIF interrupt flag bit of the PIR1 register is set whenever the EUSART transmitter is enabled and no character is being held for transmission in the TXREG. In other words, the TXIF bit is only clear when the TSR is busy with a character and a new character has been queued for transmission in the TXREG. The TXIF flag bit is not cleared immediately upon writing TXREG. TXIF becomes valid in the second instruction cycle following the write execution. Polling TXIF immediately following the TXREG write will return invalid results. The TXIF bit is read-only, it cannot be set or cleared by software.

The TXIF interrupt can be enabled by setting the TXIE interrupt enable bit of the PIE1 register. However, the TXIF flag bit will be set whenever the TXREG is empty, regardless of the state of TXIE enable bit.

To use interrupts when transmitting data, set the TXIE bit only when there is more data to send. Clear the TXIE interrupt enable bit upon writing the last character of the transmission to the TXREG.

#### 26.1.1.4 TSR Status

The TRMT bit of the TXSTA register indicates the status of the TSR register. This is a read-only bit. The TRMT bit is set when the TSR register is empty and is cleared when a character is transferred to the TSR register from the TXREG. The TRMT bit remains clear until all bits have been shifted out of the TSR register. No interrupt logic is tied to this bit, so the user has to poll this bit to determine the TSR status.

Note:	The TSR register is not mapped in data
	memory, so it is not available to the user.


#### 26.1.1.5 Transmitting 9-Bit Characters

The EUSART supports 9-bit character transmissions. When the TX9 bit of the TXSTA register is set, the EUSART will shift nine bits out for each character transmitted. The TX9D bit of the TXSTA register is the ninth, and Most Significant, data bit. When transmitting 9-bit data, the TX9D data bit must be written before writing the eight Least Significant bits into the TXREG. All nine bits of data will be transferred to the TSR shift register immediately after the TXREG is written.


A special 9-bit Address mode is available for use with multiple receivers. See **Section 26.1.2.7** "Address **Detection**" for more information on the address mode.

#### 26.1.1.6 Asynchronous Transmission Set-up:

- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 26.3 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If 9-bit transmission is desired, set the TX9 control bit. A set ninth data bit will indicate that the eight Least Significant data bits are an address when the receiver is set for address detection.
- Enable the transmission by setting the TXEN control bit. This will cause the TXIF interrupt bit to be set.
- If interrupts are desired, set the TXIE interrupt enable bit of the PIE1 register. An interrupt will occur immediately provided that the GIE and PEIE bits of the INTCON register are also set.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded into the TX9D data bit.
- 7. Load 8-bit data into the TXREG register. This will start the transmission.



## FIGURE 26-4: ASYNCHRONOUS TRANSMISSION (BACK-TO-BACK)



Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	279
GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	86
TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	87
TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	89
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	278
			BRG	<7:0>				280*
			BRG<	:15:8>				280*
—	—	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	117
—	—	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	121
EUSART Transmit Data Register								
CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	277
	ABDOVF GIE TMR1GIE TMR1GIF SPEN — — EUSART Tra	ABDOVF RCIDL GIE PEIE TMR1GIE ADIE TMR1GIF ADIF SPEN RX9 	ABDOVFRCIDL—GIEPEIETMR0IETMR1GIEADIERCIETMR1GIFADIFRCIFSPENRX9SREN——TRISA5——TRISC5EUSART Transmit Data Register	ABDOVF     RCIDL     —     SCKP       GIE     PEIE     TMR0IE     INTE       TMR1GIE     ADIE     RCIE     TXIE       TMR1GIF     ADIF     RCIF     TXIF       SPEN     RX9     SREN     CREN       BRG-       TRISA5     TRISA4         TRISC5     TRISC4       EUSART Transmit Data Register	ABDOVF     RCIDL     —     SCKP     BRG16       GIE     PEIE     TMR0IE     INTE     IOCIE       TMR1GIE     ADIE     RCIE     TXIE     SSPIE       TMR1GIF     ADIF     RCIF     TXIF     SSPIF       SPEN     RX9     SREN     CREN     ADDEN       BRG<7:0>       BRG<15:8>       —     —     TRISA5     TRISA4     TRISA3       —     —     TRISC5     TRISC4     TRISC3       EUSART Transmit Data Register	ABDOVF     RCIDL     —     SCKP     BRG16     —       GIE     PEIE     TMR0IE     INTE     IOCIE     TMR0IF       TMR1GIE     ADIE     RCIE     TXIE     SSPIE     CCP1IE       TMR1GIF     ADIF     RCIF     TXIF     SSPIF     CCP1IF       SPEN     RX9     SREN     CREN     ADDEN     FERR       BRG<15:8>     —     —     TRISA5     TRISA4     TRISA3     TRISA2       —     —     TRISC5     TRISC4     TRISC3     TRISC2	ABDOVFRCIDL—SCKPBRG16—WUEGIEPEIETMR0IEINTEIOCIETMR0IFINTFTMR1GIEADIERCIETXIESSPIECCP1IETMR2IETMR1GIFADIFRCIFTXIFSSPIFCCP1IFTMR2IFSPENRX9SRENCRENADDENFERROERRBRG<7:0>BRG<15:8>——TRISA5TRISA4TRISA3TRISA2TRISA1——TRISC5TRISC4TRISC3TRISC2TRISC1EUSART Transmit Data Register	ABDOVFRCIDL—SCKPBRG16—WUEABDENGIEPEIETMR0IEINTEIOCIETMR0IFINTFIOCIFTMR1GIEADIERCIETXIESSPIECCP1IETMR2IETMR1IETMR1GIFADIFRCIFTXIFSSPIFCCP1IFTMR2IFTMR1IFSPENRX9SRENCRENADDENFERROERRRX9DBRG<7:0>BRG<15:8>—TRISA5TRISA4TRISA3TRISA2TRISA1TRISA0——TRISC5TRISC4TRISC3TRISC2TRISC1TRISC0EUSART Transmit Data Register

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for Asynchronous Transmission. \*

Page provides register information.

Note 1: PIC16(L)F1823 only.

#### 26.1.2 EUSART ASYNCHRONOUS RECEIVER

The Asynchronous mode is typically used in RS-232 systems. The receiver block diagram is shown in Figure 26-2. The data is received on the RX/DT pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at 16 times the baud rate, whereas the serial Receive Shift Register (RSR) operates at the bit rate. When all eight or nine bits of the character have been shifted in, they are immediately transferred to a two character First-In-First-Out (FIFO) memory. The FIFO buffering allows reception of two complete characters and the start of a third character before software must start servicing the EUSART receiver. The FIFO and RSR registers are not directly accessible by software. Access to the received data is via the RCREG register.

#### 26.1.2.1 Enabling the Receiver

The EUSART receiver is enabled for asynchronous operation by configuring the following three control bits:

- CREN = 1
- SYNC = 0
- SPEN = 1

All other EUSART control bits are assumed to be in their default state.

Setting the CREN bit of the RCSTA register enables the receiver circuitry of the EUSART. Clearing the SYNC bit of the TXSTA register configures the EUSART for asynchronous operation. Setting the SPEN bit of the RCSTA register enables the EUSART. The programmer must set the corresponding TRIS bit to configure the RX/DT I/O pin as an input.

**Note 1:** If the RX/DT function is on an analog pin, the corresponding ANSEL bit must be cleared for the receiver to function.

## 26.1.2.2 Receiving Data

The receiver data recovery circuit initiates character reception on the falling edge of the first bit. The first bit, also known as the Start bit, is always a zero. The data recovery circuit counts one-half bit time to the center of the Start bit and verifies that the bit is still a zero. If it is not a zero then the data recovery circuit aborts character reception, without generating an error, and resumes looking for the falling edge of the Start bit. If the Start bit zero verification succeeds then the data recovery circuit counts a full bit time to the center of the next bit. The bit is then sampled by a majority detect circuit and the resulting '0' or '1' is shifted into the RSR. This repeats until all data bits have been sampled and shifted into the RSR. One final bit time is measured and the level sampled. This is the Stop bit, which is always a '1'. If the data recovery circuit samples a '0' in the Stop bit position then a framing error is set for this character, otherwise the framing error is cleared for this character. See Section 26.1.2.4 "Receive Framing Error" for more information on framing errors.

Immediately after all data bits and the Stop bit have been received, the character in the RSR is transferred to the EUSART receive FIFO and the RCIF interrupt flag bit of the PIR1 register is set. The top character in the FIFO is transferred out of the FIFO by reading the RCREG register.

Note:	If the receive FIFO is overrun, no additional									
	characters will be received until the overrun									
	condition is cleared. See Section 26.1.2.5									
	"Receive Overrun Error" for more									
	information on overrun errors.									

## 26.1.2.3 Receive Interrupts

The RCIF interrupt flag bit of the PIR1 register is set whenever the EUSART receiver is enabled and there is an unread character in the receive FIFO. The RCIF interrupt flag bit is read-only, it cannot be set or cleared by software.

RCIF interrupts are enabled by setting all of the following bits:

- RCIE interrupt enable bit of the PIE1 register
- PEIE peripheral interrupt enable bit of the INTCON register
- GIE global interrupt enable bit of the INTCON register

The RCIF interrupt flag bit will be set when there is an unread character in the FIFO, regardless of the state of interrupt enable bits.

## 26.1.2.4 Receive Framing Error

Each character in the receive FIFO buffer has a corresponding framing error Status bit. A framing error indicates that a Stop bit was not seen at the expected time. The framing error status is accessed via the FERR bit of the RCSTA register. The FERR bit represents the status of the top unread character in the receive FIFO. Therefore, the FERR bit must be read before reading the RCREG.

The FERR bit is read-only and only applies to the top unread character in the receive FIFO. A framing error (FERR = 1) does not preclude reception of additional characters. It is not necessary to clear the FERR bit. Reading the next character from the FIFO buffer will advance the FIFO to the next character and the next corresponding framing error.

The FERR bit can be forced clear by clearing the SPEN bit of the RCSTA register which resets the EUSART. Clearing the CREN bit of the RCSTA register does not affect the FERR bit. A framing error by itself does not generate an interrupt.

Note:	If all receive characters in the receive									
	FIFO have framing errors, repeated reads									
	of the RCREG will not clear the FERR bit.									

#### 26.1.2.5 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before the FIFO is accessed. When this happens the OERR bit of the RCSTA register is set. The characters already in the FIFO buffer can be read but no additional characters will be received until the error is cleared. The error must be cleared by either clearing the CREN bit of the RCSTA register or by resetting the EUSART by clearing the SPEN bit of the RCSTA register.

## 26.1.2.6 Receiving 9-bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCSTA register is set the EUSART will shift nine bits into the RSR for each character received. The RX9D bit of the RCSTA register is the ninth and Most Significant data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the eight Least Significant bits from the RCREG.

## 26.1.2.7 Address Detection

A special Address Detection mode is available for use when multiple receivers share the same transmission line, such as in RS-485 systems. Address detection is enabled by setting the ADDEN bit of the RCSTA register.

Address detection requires 9-bit character reception. When address detection is enabled, only characters with the ninth data bit set will be transferred to the receive FIFO buffer, thereby setting the RCIF interrupt bit. All other characters will be ignored.

Upon receiving an address character, user software determines if the address matches its own. Upon address match, user software must disable address detection by clearing the ADDEN bit before the next Stop bit occurs. When user software detects the end of the message, determined by the message protocol used, software places the receiver back into the Address Detection mode by setting the ADDEN bit.

#### 26.1.2.8 Asynchronous Reception Set-up:

- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 26.3 "EUSART Baud Rate Generator (BRG)").
- 2. Clear the ANSEL bit for the RX pin (if applicable).
- 3. Enable the serial port by setting the SPEN bit. The SYNC bit must be clear for asynchronous operation.
- If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 5. If 9-bit reception is desired, set the RX9 bit.
- 6. Enable reception by setting the CREN bit.
- 7. The RCIF interrupt flag bit will be set when a character is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCIE interrupt enable bit was also set.
- 8. Read the RCSTA register to get the error flags and, if 9-bit data reception is enabled, the ninth data bit.
- 9. Get the received eight Least Significant data bits from the receive buffer by reading the RCREG register.
- 10. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.

ASYNCHRONOUS RECEPTION

#### 26.1.2.9 9-bit Address Detection Mode Set-up

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 26.3 "EUSART Baud Rate Generator (BRG)").
- 2. Clear the ANSEL bit for the RX pin (if applicable).
- Enable the serial port by setting the SPEN bit. The SYNC bit must be clear for asynchronous operation.
- If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 5. Enable 9-bit reception by setting the RX9 bit.
- 6. Enable address detection by setting the ADDEN bit.
- 7. Enable reception by setting the CREN bit.
- 8. The RCIF interrupt flag bit will be set when a character with the ninth bit set is transferred from the RSR to the receive buffer. An interrupt will be generated if the RCIE interrupt enable bit was also set.
- 9. Read the RCSTA register to get the error flags. The ninth data bit will always be set.
- 10. Get the received eight Least Significant data bits from the receive buffer by reading the RCREG register. Software determines if this is the device's address.
- 11. If an overrun occurred, clear the OERR flag by clearing the CREN receiver enable bit.
- 12. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and generate interrupts.

RX/DT pin	Start bit bit 0 / bit 1 / 5 / bit 7/8 / Stop bit bit 0 / 5 / bit 7/8 / Stop bit / 5 / bit 7/8 / Stop bit
Rcv Shift Reg → Rcv Buffer Reg. RCIDL	Word 1 Word 2 CREG CREG
Read Rcv Buffer Reg. RCREG	<u> </u>
RCIF (Interrupt Flag)	
OERR bit	
CREN	
	s timing diagram shows three words appearing on the RX input. The RCREG (receive buffer) is read after the third word, sing the OERR (overrun) bit to be set.

**FIGURE 26-5:** 

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON	ABDOVF	RCIDL	_	SCKP	BRG16	—	WUE	ABDEN	279
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	86
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	87
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	87
RCREG	EUSART Receive Data Register								
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	278
SPBRGL				BRG	<7:0>				280*
SPBRGH				BRG<	:15:8>				280*
TRISA	—	—	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	117
TRISC <sup>(1)</sup>	—	—	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	121
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	277
Logond	- unimplomo	ntod location	road on 'o'	Shadad colle	ore not use	d for Asynobr	anoua Booo	ation	

## TABLE 26-2: SUMMARY OF REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for Asynchronous Reception.

\* Page provides register information.

Note 1: PIC16(L)F1823 only.

## 26.2 Clock Accuracy with Asynchronous Operation

The factory calibrates the internal oscillator block output (INTOSC). However, the INTOSC frequency may drift as VDD or temperature changes, and this directly affects the asynchronous baud rate. Two methods may be used to adjust the baud rate clock, but both require a reference clock source of some kind. The first (preferred) method uses the OSCTUNE register to adjust the INTOSC output. Adjusting the value in the OSCTUNE register allows for fine resolution changes to the system clock source. See Section 5.2.2 "Internal Clock Sources" for more information.

The other method adjusts the value in the Baud Rate Generator. This can be done automatically with the Auto-Baud Detect feature (see Section 26.3.1 "Auto-Baud Detect"). There may not be fine enough resolution when adjusting the Baud Rate Generator to compensate for a gradual change in the peripheral clock frequency.

## REGISTER 26-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER

R/W-/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-1/1	R/W-0/0
CSRC	TX9	TXEN <sup>(1)</sup>	SYNC	SENDB	BRGH	TRMT	TX9D
bit 7							bit 0

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set	'0' = Bit is cleared	red				
Asynchro Don't care <u>Synchron</u> 1 = Mas	i <u>ous mode</u> : ster mode (clock generated interr	<b>,</b>				
bit 6 <b>TX9:</b> 9-bi 1 = Sele	ve mode (clock from external sou t Transmit Enable bit ects 9-bit transmission ects 8-bit transmission	irce)				
1 = Tran	ransmit Enable bit <sup>(1)</sup> Ismit enabled Ismit disabled					
1 = Sync	USART Mode Select bit chronous mode nchronous mode					
Asynchro 1 = Sen 0 = Sync	c Break transmission completed ous mode:	on (cleared by hardware upon completion)				
<u>Asynchro</u> 1 = High 0 = Low <u>Synchron</u>	•					
bit 1 TRMT: Tr 1 = TSR 0 = TSR						
	nth bit of Transmit Data ddress/data bit or a parity bit.					

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-0/0	R-0/0	R-x/x					
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D					
bit 7	•	·			•		bit 0					
Legend:												
R = Readable		W = Writable		•	mented bit, read							
u = Bit is unch	nanged	x = Bit is unk		-n/n = Value	at POR and BO	R/Value at all c	other Resets					
'1' = Bit is set		'0' = Bit is cle	ared									
bit 7	SPEN: Serial	l Port Enable b	t									
				T and TX/CK p	ins as serial po	rt pins)						
		ort disabled (he			·	. ,						
bit 6	<b>RX9:</b> 9-bit Re	eceive Enable b	bit									
		9-bit reception 8-bit reception										
bit 5	SREN: Single	e Receive Enal	ole bit									
	Asynchronou	is mode:										
	Don't care	•										
	Synchronous mode – Master:											
	1 = Enables single receive											
		<ul> <li>0 = Disables single receive</li> <li>This bit is cleared after reception is complete.</li> </ul>										
		<u>mode – Slave</u>	p									
	Don't care											
bit 4	CREN: Conti	nuous Receive	Enable bit									
	<u>Asynchronou</u>	<u>is mode</u> :										
	1 = Enables											
	0 = Disables receiver											
	<u>Synchronous mode</u> : 1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN)											
		continuous red		DIE DIE CREIN IS	s cleared (URE)	N OVERTIDES SR	EN)					
bit 3	ADDEN: Add	lress Detect Er	able bit									
	<u>Asynchronou</u>	is mode 9-bit (F	<u>RX9 = 1)</u> :									
	1 = Enables address detection, enable interrupt and load the receive buffer when RSR<8> is set											
		0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit										
		<u>is mode 8-bit (F</u>	RX9 = 0:									
	Don't care											
bit 2	FERR: Framing Error bit <ol> <li>Framing error (can be updated by reading RCREG register and receive next valid byte)</li> </ol>											
	1 = Framing 0 = No frami		ipdated by rea	ading RCREG	register and rec	eive next valid	byte)					
bit 1	OERR: Over	run Error bit										
	1 = Overrun 0 = No overr	error (can be c run error	leared by clea	aring bit CREN	)							
bit 0	RX9D: Ninth	bit of Received	Data									

## REGISTER 26-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER<sup>(1)</sup>

R-0/0	R-1/1	U-0	R/W-0/0	R/W-0/0	U-0	R/W-0/0	R/W-0/0
ABDOVF	RCIDL	_	SCKP	BRG16	—	WUE	ABDEN
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is unch	anged	x = Bit is unkr	nown	-n/n = Value	at POR and BOI	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is cle	ared				
bit 7		to-Baud Detec	t Overflow bit				
	Asynchronous	<u>s mode</u> : I timer overflov					
		timer did not					
	Synchronous		evenien				
	Don't care						
bit 6	RCIDL: Recei	ve Idle Flag bi	t				
	Asynchronous						
	1 = Receiver i		od and the re	ceiver is receiv	(inc		
	Synchronous				ang		
	Don't care	<u></u> .					
bit 5	Unimplemen	ted: Read as '	0'				
bit 4	SCKP: Synch	ronous Clock I	Polarity Select	t bit			
	Asynchronous	<u>s mode</u> :					
		nverted data to non-inverted data					
	Synchronous						
		ocked on rising ocked on falling					
bit 3	BRG16: 16-bi	t Baud Rate G	enerator bit				
		ud Rate Gener d Rate Genera					
bit 2	Unimplemen	ted: Read as '	0'				
bit 1	WUE: Wake-u	ıp Enable bit					
	Asynchronous	<u>s mode</u> :					
					will be received,	, byte RCIF wil	l be set. WUE
		atically clear a		et.			
	0 = Receiver	s operating no	ormany				
	Don't care						
bit 0		-Baud Detect	Enable bit				
	Asynchronous						
			e is enabled (o	lears when au	to-baud is comp	olete)	
		d Detect mode	e is disabled				
	Synchronous	mode:					
	Don't care						

## REGISTER 26-3: BAUDCON: BAUD RATE CONTROL REGISTER

## 26.3 EUSART Baud Rate Generator (BRG)

The Baud Rate Generator (BRG) is an 8-bit or 16-bit timer that is dedicated to the support of both the asynchronous and synchronous EUSART operation. By default, the BRG operates in 8-bit mode. Setting the BRG16 bit of the BAUDCON register selects 16-bit mode.

The SPBRGH, SPBRGL register pair determines the period of the free running baud rate timer. In Asynchronous mode the multiplier of the baud rate period is determined by both the BRGH bit of the TXSTA register and the BRG16 bit of the BAUDCON register. In Synchronous mode, the BRGH bit is ignored.

Table 26-3 contains the formulas for determining the baud rate. Example 26-1 provides a sample calculation for determining the baud rate and baud rate error.

Typical baud rates and error values for various asynchronous modes have been computed for your convenience and are shown in Table 26-3. It may be advantageous to use the high baud rate (BRGH = 1), or the 16-bit BRG (BRG16 = 1) to reduce the baud rate error. The 16-bit BRG mode is used to achieve slow baud rates for fast oscillator frequencies.

Writing a new value to the SPBRGH, SPBRGL register pair causes the BRG timer to be reset (or cleared). This ensures that the BRG does not wait for a timer overflow before outputting the new baud rate.

If the system clock is changed during an active receive operation, a receive error or data loss may result. To avoid this problem, check the status of the RCIDL bit to make sure that the receive operation is Idle before changing the system clock.

## EXAMPLE 26-1: CALCULATING BAUD RATE ERROR

For a device with Fosc of 16 MHz, desired baud rate of 9600, Asynchronous mode, 8-bit BRG: Fosc Desired Baud Rate =  $\frac{1}{64([SPBRGH:SPBRGL] + 1)}$ Solving for SPBRGH:SPBRGL: Fosc  $X = \frac{Desired Baud Rate}{-1}$ 64 16000000  $=\frac{\frac{9600}{9600}}{64}-1$ = [25.042] = 25 Calculated Baud Rate =  $\frac{16000000}{64(25+1)}$ = 9615Error = Calc. Baud Rate – Desired Baud Rate Desired Baud Rate  $= \frac{(9615 - 9600)}{9600} = 0.16\%$ 

(	Configuration Bi	ts		Baud Rate Formula
SYNC	BRG16	BRGH	BRG/EUSART Mode	Baud Kate Formula
0	0	0	8-bit/Asynchronous	Fosc/[64 (n+1)]
0	0	1	8-bit/Asynchronous	
0	1	0	16-bit/Asynchronous	Fosc/[16 (n+1)]
0	1	1	16-bit/Asynchronous	
1	0	х	8-bit/Synchronous	Fosc/[4 (n+1)]
1	1	х	16-bit/Synchronous	

#### TABLE 26-3: BAUD RATE FORMULAS

**Legend:** x = Don't care, n = value of SPBRGH, SPBRGL register pair.

#### TABLE 26-4: SUMMARY OF REGISTERS ASSOCIATED WITH THE BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	279
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	278
SPBRGL				BRG	<7:0>				280*
SPBRGH				BRG<	:15:8>				280*
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	277

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for the Baud Rate Generator.

\* Page provides register information.

					SYNC	<b>C</b> = 0, BRGH	l = 0, BRC	<b>G16 =</b> 0				
BAUD	Fosc	; = 32.00	0 MHz	Fosc	; = 20.00	0 MHz	Fosc = 18.432 MHz			Fosc = 11.0592 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	_	_	_		_	_		_	_		_	_
1200	—	_	—	1221	1.73	255	1200	0.00	239	1200	0.00	143
2400	2404	0.16	207	2404	0.16	129	2400	0.00	119	2400	0.00	71
9600	9615	0.16	51	9470	-1.36	32	9600	0.00	29	9600	0.00	17
10417	10417	0.00	47	10417	0.00	29	10286	-1.26	27	10165	-2.42	16
19.2k	19.23k	0.16	25	19.53k	1.73	15	19.20k	0.00	14	19.20k	0.00	8
57.6k	55.55k	-3.55	3	—	—	_	57.60k	0.00	7	57.60k	0.00	2
115.2k	—	_	_	—	_	_	_	_	_	_	_	—

## TABLE 26-5: BAUD RATES FOR ASYNCHRONOUS MODES

					SYNC	<b>C =</b> 0, <b>BRG</b>	l = 0, BRG	<b>616 =</b> 0				
BAUD	Fos	c = 8.000	) MHz	Fos	c = 4.000	) MHz	Fosc = 3.6864 MHz			Fosc = 1.000 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	_	_	_	300	0.16	207	300	0.00	191	300	0.16	51
1200	1202	0.16	103	1202	0.16	51	1200	0.00	47	1202	0.16	12
2400	2404	0.16	51	2404	0.16	25	2400	0.00	23	—	_	_
9600	9615	0.16	12	—	_	_	9600	0.00	5	—	_	_
10417	10417	0.00	11	10417	0.00	5	_	_	_	—	_	_
19.2k	_	_	_	_	_	_	19.20k	0.00	2	_	_	_
57.6k	—	_	—	—	_	—	57.60k	0.00	0	—	_	_
115.2k		_	_	—	_	_	—	_	—	—	_	—

					SYNC	<b>C</b> = 0, BRGH	l = 1, BRG	<b>616 =</b> 0				
BAUD	Foso	; = 32.00	0 MHz	Fosc	= 20.00	0 MHz	Fosc	; = 18.43	2 MHz	Fosc = 11.0592 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	—	—	—	_		—	_	—	—			_
1200	—	—	—	—	—	—	—	—	—	—	—	—
2400	_	_	_	—	_	_	_	_	_	_	_	_
9600	9615	0.16	207	9615	0.16	129	9600	0.00	119	9600	0.00	71
10417	10417	0.00	191	10417	0.00	119	10378	-0.37	110	10473	0.53	65
19.2k	19.23k	0.16	103	19.23k	0.16	64	19.20k	0.00	59	19.20k	0.00	35
57.6k	57.14k	-0.79	34	56.82k	-1.36	21	57.60k	0.00	19	57.60k	0.00	11
115.2k	117.64k	2.12	16	113.64k	-1.36	10	115.2k	0.00	9	115.2k	0.00	5

					SYNC	<b>C</b> = 0, BRGH	l = 1, BRO	<b>616 =</b> 0			SYNC = 0, BRGH = 1, BRG16 = 0												
BAUD	Fos	c = 8.000	) MHz	Fos	c = 4.000	) MHz	Fosc = 3.6864 MHz			Fosc = 1.000 MHz													
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)											
300	_	—	—			_	_	_	_	300	0.16	207											
1200	—	—	—	1202	0.16	207	1200	0.00	191	1202	0.16	51											
2400	2404	0.16	207	2404	0.16	103	2400	0.00	95	2404	0.16	25											
9600	9615	0.16	51	9615	0.16	25	9600	0.00	23	—	_	_											
10417	10417	0.00	47	10417	0.00	23	10473	0.53	21	10417	0.00	5											
19.2k	19231	0.16	25	19.23k	0.16	12	19.2k	0.00	11	_	_	_											
57.6k	55556	-3.55	8	—	_	_	57.60k	0.00	3	—	_	_											
115.2k	—	_	_	—	_	_	115.2k	0.00	1	—	_	_											

## TABLE 26-5: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

					SYNC	<b>C</b> = 0, BRGH	l = 0, BRC	<b>616 =</b> 1				
BAUD	Fosc	= 32.00	0 MHz	Fosc	= 20.00	0 MHz	Fosc	: = 18.43	2 MHz	Fosc	= 11.059	92 MHz
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	300.0	0.00	6666	300.0	-0.01	4166	300.0	0.00	3839	300.0	0.00	2303
1200	1200	-0.02	3332	1200	-0.03	1041	1200	0.00	959	1200	0.00	575
2400	2401	-0.04	832	2399	-0.03	520	2400	0.00	479	2400	0.00	287
9600	9615	0.16	207	9615	0.16	129	9600	0.00	119	9600	0.00	71
10417	10417	0.00	191	10417	0.00	119	10378	-0.37	110	10473	0.53	65
19.2k	19.23k	0.16	103	19.23k	0.16	64	19.20k	0.00	59	19.20k	0.00	35
57.6k	57.14k	-0.79	34	56.818	-1.36	21	57.60k	0.00	19	57.60k	0.00	11
115.2k	117.6k	2.12	16	113.636	-1.36	10	115.2k	0.00	9	115.2k	0.00	5

					SYNC	<b>C</b> = 0, BRGH	l = 0, BRG	<b>616 =</b> 1				
BAUD	Fos	c = 8.000	) MHz	Fos	c = 4.000	) MHz	Fosc	: = 3.686	4 MHz	Fos	c = 1.000	) MHz
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	299.9	-0.02	1666	300.1	0.04	832	300.0	0.00	767	300.5	0.16	207
1200	1199	-0.08	416	1202	0.16	207	1200	0.00	191	1202	0.16	51
2400	2404	0.16	207	2404	0.16	103	2400	0.00	95	2404	0.16	25
9600	9615	0.16	51	9615	0.16	25	9600	0.00	23	_	_	_
10417	10417	0.00	47	10417	0.00	23	10473	0.53	21	10417	0.00	5
19.2k	19.23k	0.16	25	19.23k	0.16	12	19.20k	0.00	11	—	_	_
57.6k	55556	-3.55	8	—	—	_	57.60k	0.00	3	—	_	_
115.2k	_	_	_	—	_	_	115.2k	0.00	1	—	_	_

				SYNC = 0	, BRGH	= 1, BRG16	= 1 or S	<b>(NC =</b> 1,	BRG16 = 1			
BAUD	Foso	; = 32.00	0 MHz	Foso	: = 20.00	0 MHz	Foso	: = 18.43	2 MHz	Fosc = 11.0592 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	300.0	0.00	26666	300.0	0.00	16665	300.0	0.00	15359	300.0	0.00	9215
1200	1200	0.00	6666	1200	-0.01	4166	1200	0.00	3839	1200	0.00	2303
2400	2400	0.01	3332	2400	0.02	2082	2400	0.00	1919	2400	0.00	1151
9600	9604	0.04	832	9597	-0.03	520	9600	0.00	479	9600	0.00	287
10417	10417	0.00	767	10417	0.00	479	10425	0.08	441	10433	0.16	264
19.2k	19.18k	-0.08	416	19.23k	0.16	259	19.20k	0.00	239	19.20k	0.00	143
57.6k	57.55k	-0.08	138	57.47k	-0.22	86	57.60k	0.00	79	57.60k	0.00	47
115.2k	115.9k	0.64	68	116.3k	0.94	42	115.2k	0.00	39	115.2k	0.00	23

## TABLE 26-5: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

				SYNC = 0	, BRGH	= 1, BRG16	= 1 or SY	'NC = 1,	BRG16 = 1			
BAUD	Fos	c = 8.000	) MHz	Fos	c = 4.000	) MHz	Fosc	: = 3.686	4 MHz	Fos	c = 1.000	) MHz
RATE	Actual Rate	% Error	SPBRG value (decimal)									
300	300.0	0.00	6666	300.0	0.01	3332	300.0	0.00	3071	300.1	0.04	832
1200	1200	-0.02	1666	1200	0.04	832	1200	0.00	767	1202	0.16	207
2400	2401	0.04	832	2398	0.08	416	2400	0.00	383	2404	0.16	103
9600	9615	0.16	207	9615	0.16	103	9600	0.00	95	9615	0.16	25
10417	10417	0	191	10417	0.00	95	10473	0.53	87	10417	0.00	23
19.2k	19.23k	0.16	103	19.23k	0.16	51	19.20k	0.00	47	19.23k	0.16	12
57.6k	57.14k	-0.79	34	58.82k	2.12	16	57.60k	0.00	15	—	_	_
115.2k	117.6k	2.12	16	111.1k	-3.55	8	115.2k	0.00	7	_	_	—

#### 26.3.1 AUTO-BAUD DETECT

The EUSART module supports automatic detection and calibration of the baud rate.

In the Auto-Baud Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RX signal, the RX signal is timing the BRG. The Baud Rate Generator is used to time the period of a received 55h (ASCII "U") which is the Sync character for the LIN bus. The unique feature of this character is that it has five rising edges including the Stop bit edge.

Setting the ABDEN bit of the BAUDCON register starts the auto-baud calibration sequence (Figure 26-6). While the ABD sequence takes place, the EUSART state machine is held in Idle. On the first rising edge of the receive line, after the Start bit, the SPBRG begins counting up using the BRG counter clock as shown in Table 26-6. The fifth rising edge will occur on the RX pin at the end of the eighth bit period. At that time, an accumulated value totaling the proper BRG period is left in the SPBRGH, SPBRGL register pair, the ABDEN bit is automatically cleared and the RCIF interrupt flag is set. The value in the RCREG needs to be read to clear the RCIF interrupt. RCREG content should be discarded. When calibrating for modes that do not use the SPBRGH register the user can verify that the SPBRGL register did not overflow by checking for 00h in the SPBRGH register.

The BRG auto-baud clock is determined by the BRG16 and BRGH bits as shown in Table 26-6. During ABD, both the SPBRGH and SPBRGL registers are used as a 16-bit counter, independent of the BRG16 bit setting. While calibrating the baud rate period, the SPBRGH and SPBRGL registers are clocked at 1/8th the BRG base clock rate. The resulting byte measurement is the average bit time when clocked at full speed.

- Note 1: If the WUE bit is set with the ABDEN bit, auto-baud detection will occur on the byte <u>following</u> the Break character (see <u>Section 26.3.3</u> "Auto-Wake-up on Break").
  - It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible.
  - 3: During the auto-baud process, the auto-baud counter starts counting at 1. Upon completion of the auto-baud sequence, to achieve maximum accuracy, subtract 1 from the SPBRGH:SPBRGL register pair.

#### TABLE 26-6: BRG COUNTER CLOCK RATES

BRG16	BRGH	BRG Base Clock	BRG ABD Clock
0	0	Fosc/64	Fosc/512
0	1	Fosc/16	Fosc/128
1	0	Fosc/16	Fosc/128
1	1	Fosc/4	Fosc/32

**Note:** During the ABD sequence, SPBRGL and SPBRGH registers are both used as a 16-bit counter, independent of BRG16 setting.

## FIGURE 26-6: AUTOMATIC BAUD RATE CALIBRATION

BRG Value	XXXXh	0000h		001Ch
RX pin		Sta		Edge #5 Stop bit
BRG Clock	000000000000000000000000000000000000000	www.ww		างกมุ่มกกกกกการการการการการการการการการการการกา
	Set by User —	1 		Auto Cleared
ABDEN bit		ļ		<u> </u>
RCIDL				1
		: L	1	
RCIF bit		l l		
(Interrupt)		1		
Read		I		
RCREG		ı I		
000000		I I		
SPBRGL		l	XXh	(1Ch
SPBRGH			XXh	00h
				·
Note 1	I: The ABD sequ	ence requires the El	ISART module to be configured in Asynchronous mode.	

## 26.3.2 AUTO-BAUD OVERFLOW

During the course of automatic baud detection, the ABDOVF bit of the BAUDCON register will be set if the baud rate counter overflows before the fifth rising edge is detected on the RX pin. The ABDOVF bit indicates that the counter has exceeded the maximum count that can fit in the 16 bits of the SPBRGH:SPBRGL register pair. After the ABDOVF has been set, the counter continues to count until the fifth rising edge is detected on the RX pin. Upon detecting the fifth RX edge, the hardware will set the RCIF interrupt flag and clear the ABDEN bit of the BAUDCON register. The RCIF flag can be subsequently cleared by reading the RCREG register. The ABDOVF flag of the BAUDCON register can be cleared by software directly.

To terminate the auto-baud process before the RCIF flag is set, clear the ABDEN bit then clear the ABDOVF bit of the BAUDCON register. The ABDOVF bit will remain set if the ABDEN bit is not cleared first.

## 26.3.3 AUTO-WAKE-UP ON BREAK

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper character reception cannot be performed. The Auto-Wake-up feature allows the controller to wake-up due to activity on the RX/DT line. This feature is available only in Asynchronous mode.

The Auto-Wake-up feature is enabled by setting the WUE bit of the BAUDCON register. Once set, the normal receive sequence on RX/DT is disabled, and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the RX/DT line. (This coincides with the start of a Sync Break or a wake-up signal character for the LIN protocol.)

The EUSART module generates an RCIF interrupt coincident with the wake-up event. The interrupt is generated synchronously to the Q clocks in normal CPU operating modes (Figure 26-7), and asynchronously if the device is in Sleep mode (Figure 26-8). The interrupt condition is cleared by reading the RCREG register.

The WUE bit is automatically cleared by the low-to-high transition on the RX line at the end of the Break. This signals to the user that the Break event is over. At this point, the EUSART module is in Idle mode waiting to receive the next character.

## 26.3.3.1 Special Considerations

#### Break Character

To avoid character errors or character fragments during a wake-up event, the wake-up character must be all zeros.

When the wake-up is enabled the function works independent of the low time on the data stream. If the WUE bit is set and a valid non-zero character is received, the low time from the Start bit to the first rising edge will be interpreted as the wake-up event. The remaining bits in the character will be received as a fragmented character and subsequent characters can result in framing or overrun errors.

Therefore, the initial character in the transmission must be all '0's. This must be 10 or more bit times, 13-bit times recommended for LIN bus, or any number of bit times for standard RS-232 devices.


#### Oscillator Start-up Time

Oscillator start-up time must be considered, especially in applications using oscillators with longer start-up intervals (i.e., LP, XT or HS/PLL mode). The Sync Break (or wake-up signal) character must be of sufficient length, and be followed by a sufficient interval, to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.

#### WUE Bit

The wake-up event causes a receive interrupt by setting the RCIF bit. The WUE bit is cleared in hardware by a rising edge on RX/DT. The interrupt condition is then cleared in software by reading the RCREG register and discarding its contents.

To ensure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process before setting the WUE bit. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.



Note 1: If the wake-up event requires long oscillator warm-up time, the automatic clearing of the WUE bit can occur while the stpose signal is still active. This sequence should not depend on the presence of Q clocks.
 2: The EUSART remains in Idle while the WUE bit is set.

## 26.3.4 BREAK CHARACTER SEQUENCE

The EUSART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. A Break character consists of a Start bit, followed by 12 '0' bits and a Stop bit.

To send a Break character, set the SENDB and TXEN bits of the TXSTA register. The Break character transmission is then initiated by a write to the TXREG. The value of data written to TXREG will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

The TRMT bit of the TXSTA register indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Figure 26-9 for the timing of the Break character sequence.

#### 26.3.4.1 Break and Sync Transmit Sequence

The following sequence will start a message frame header made up of a Break, followed by an auto-baud Sync byte. This sequence is typical of a LIN bus master.

- 1. Configure the EUSART for the desired mode.
- 2. Set the TXEN and SENDB bits to enable the Break sequence.
- 3. Load the TXREG with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXREG to load the Sync character into the transmit FIFO buffer.
- 5. After the Break has been sent, the SENDB bit is reset by hardware and the Sync character is then transmitted.

When the TXREG becomes empty, as indicated by the TXIF, the next data byte can be written to TXREG.

#### Write to TXREG Dummy Write **BRG** Output (Shift Clock) TX (pin) Start bit bit 0 bit 1 Stop bit Break TXIF bit (Transmit Interrupt Flag) TRMT bit (Transmit Shift Empty Flag) SENDB Sampled Here Auto Cleared SENDB (send Break control bit)

## 26.3.5 RECEIVING A BREAK CHARACTER

The Enhanced EUSART module can receive a Break character in two ways.

The first method to detect a Break character uses the FERR bit of the RCSTA register and the Received data as indicated by RCREG. The Baud Rate Generator is assumed to have been initialized to the expected baud rate.

A Break character has been received when;

- · RCIF bit is set
- FERR bit is set
- RCREG = 00h

The second method uses the Auto-Wake-up feature described in **Section 26.3.3** "**Auto-Wake-up on Break**". By enabling this feature, the EUSART will sample the next two transitions on RX/DT, cause an RCIF interrupt, and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Detect feature. For both methods, the user can set the ABDEN bit of the BAUDCON register before placing the EUSART in Sleep mode.

## FIGURE 26-9: SEND BREAK CHARACTER SEQUENCE

#### 26.4 EUSART Synchronous Mode

Synchronous serial communications are typically used in systems with a single master and one or more slaves. The master device contains the necessary circuitry for baud rate generation and supplies the clock for all devices in the system. Slave devices can take advantage of the master clock by eliminating the internal clock generation circuitry.

There are two signal lines in Synchronous mode: a bidirectional data line and a clock line. Slaves use the external clock supplied by the master to shift the serial data into and out of their respective receive and transmit shift registers. Since the data line is bidirectional, synchronous operation is half-duplex only. Half-duplex refers to the fact that master and slave devices can receive and transmit data but not both simultaneously. The EUSART can operate as either a master or slave device.

Start and Stop bits are not used in synchronous transmissions.

#### 26.4.1 SYNCHRONOUS MASTER MODE

The following bits are used to configure the EUSART for Synchronous Master operation:

- SYNC = 1
- CSRC = 1
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXSTA register configures the device for synchronous operation. Setting the CSRC bit of the TXSTA register configures the device as a master. Clearing the SREN and CREN bits of the RCSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCSTA register enables the EUSART.

#### 26.4.1.1 Master Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a master transmits the clock on the TX/CK line. The TX/CK pin output driver is automatically enabled when the EUSART is configured for synchronous transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One clock cycle is generated for each data bit. Only as many clock cycles are generated as there are data bits.

#### 26.4.1.2 Clock Polarity

A clock polarity option is provided for Microwire compatibility. Clock polarity is selected with the SCKP bit of the BAUDCON register. Setting the SCKP bit sets the clock Idle state as high. When the SCKP bit is set, the data changes on the falling edge of each clock. Clearing the SCKP bit sets the Idle state as low. When the SCKP bit is cleared, the data changes on the rising edge of each clock.

#### 26.4.1.3 Synchronous Master Transmission

Data is transferred out of the device on the RX/DT pin. The RX/DT and TX/CK pin output drivers are automatically enabled when the EUSART is configured for synchronous master transmit operation.


A transmission is initiated by writing a character to the TXREG register. If the TSR still contains all or part of a previous character the new character data is held in the TXREG until the last bit of the previous character has been transmitted. If this is the first character, or the previous character has been completely flushed from the TSR, the data in the TXREG is immediately transferred to the TSR. The transmission of the character commences immediately following the transfer of the data to the TSR from the TXREG.

Each data bit changes on the leading edge of the master clock and remains valid until the subsequent leading clock edge.

Note:	The TSR register is not mapped in data
	memory, so it is not available to the user.


### 26.4.1.4 Synchronous Master Transmission Set-up:

- Initialize the SPBRGH, SPBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 26.3 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. Disable Receive mode by clearing bits SREN and CREN.
- 4. Enable Transmit mode by setting the TXEN bit.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- 6. If interrupts are desired, set the TXIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded in the TX9D bit.
- 8. Start transmission by loading data to the TXREG register.



#### FIGURE 26-10: SYNCHRONOUS TRANSMISSION

#### FIGURE 26-11: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)



### TABLE 26-7:SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER<br/>TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	279
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	86
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	87
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	89
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	278
SPBRGL	BRG<7:0>							280*	
SPBRGH				BRG<	:15:8>				280*
TRISA	—	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	117
TRISC <sup>(1)</sup>	—	_	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	121
TXREG	EUSART Transmit Data Register						270*		
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	277

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for Synchronous Master Transmission.

\* Page provides register information.

#### 26.4.1.5 Synchronous Master Reception

Data is received at the RX/DT pin. The RX/DT pin output driver is automatically disabled when the EUSART is configured for synchronous master receive operation.

In Synchronous mode, reception is enabled by setting either the Single Receive Enable bit (SREN of the RCSTA register) or the Continuous Receive Enable bit (CREN of the RCSTA register).

When SREN is set and CREN is clear, only as many clock cycles are generated as there are data bits in a single character. The SREN bit is automatically cleared at the completion of one character. When CREN is set, clocks are continuously generated until CREN is cleared. If CREN is cleared in the middle of a character the CK clock stops immediately and the partial character is discarded. If SREN and CREN are both set, then SREN is cleared at the completion of the first character and CREN takes precedence.

To initiate reception, set either SREN or CREN. Data is sampled at the RX/DT pin on the trailing edge of the TX/CK clock pin and is shifted into the Receive Shift Register (RSR). When a complete character is received into the RSR, the RCIF bit is set and the character is automatically transferred to the two character receive FIFO. The Least Significant eight bits of the top character in the receive FIFO are available in RCREG. The RCIF bit remains set as long as there are unread characters in the receive FIFO.

Note:	If the RX/DT function is on an analog pin,
	the corresponding ANSEL bit must be
	cleared for the receiver to function.

#### 26.4.1.6 Slave Clock

Synchronous data transfers use a separate clock line, which is synchronous with the data. A device configured as a slave receives the clock on the TX/CK line. The TX/CK pin output driver is automatically disabled when the device is configured for synchronous slave transmit or receive operation. Serial data bits change on the leading edge to ensure they are valid at the trailing edge of each clock. One data bit is transferred for each clock cycle. Only as many clock cycles should be received as there are data bits.

Note: If the device is configured as a slave and the TX/CK function is on an analog pin, the corresponding ANSEL bit must be cleared.

#### 26.4.1.7 Receive Overrun Error

The receive FIFO buffer can hold two characters. An overrun error will be generated if a third character, in its entirety, is received before RCREG is read to access the FIFO. When this happens the OERR bit of the RCSTA register is set. Previous data in the FIFO will not be overwritten. The two characters in the FIFO buffer can be read, however, no additional characters will be received until the error is cleared. The OERR bit can only be cleared by clearing the overrun condition. If the overrun error occurred when the SREN bit is set and CREN is clear then the error is cleared by reading RCREG. If the overrun occurred when the CREN bit is set then the error condition is cleared by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

#### 26.4.1.8 Receiving 9-bit Characters

The EUSART supports 9-bit character reception. When the RX9 bit of the RCSTA register is set the EUSART will shift nine bits into the RSR for each character received. The RX9D bit of the RCSTA register is the ninth, and Most Significant, data bit of the top unread character in the receive FIFO. When reading 9-bit data from the receive FIFO buffer, the RX9D data bit must be read before reading the eight Least Significant bits from the RCREG.

### 26.4.1.9 Synchronous Master Reception Set-up:

- 1. Initialize the SPBRGH, SPBRGL register pair for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Clear the ANSEL bit for the RX pin (if applicable).
- 3. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 4. Ensure bits CREN and SREN are clear.
- 5. If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 6. If 9-bit reception is desired, set bit RX9.
- 7. Start reception by setting the SREN bit or for continuous reception, set the CREN bit.
- 8. Interrupt flag bit RCIF will be set when reception of a character is complete. An interrupt will be generated if the enable bit RCIE was set.
- Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 10. Read the 8-bit received data by reading the RCREG register.
- 11. If an overrun error occurs, clear the error by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

<sup>© 2010-2015</sup> Microchip Technology Inc.

RX/DT pin TX/CK pin (SCKP = 0)	bit 0 bit 1 bit 2 bit 3 bit 4 bit 5 bit 6 bit 7	
TX/CK pin (SCKP = 1) Write to bit SREN		
SREN bit	L	<u>,0,</u>
RCIF bit (Interrupt) ——— Read RCREG ————		
	gram demonstrates Sync Master mode with bit SREN = $1$ and bit BRGH = $0$ .	

#### FIGURE 26-12: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

### TABLE 26-8: SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	279
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	86
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	87
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	89
RCREG	EUSART Receive Data Register								273*
RCSTA	SPEN RX9 SREN CREN ADDEN FERR OERR RX9D						RX9D	278	
SPBRGL				BRG	<7:0>				280*
SPBRGH				BRG<	:15:8>				280*
TRISA	—	—	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	117
TRISC <sup>(1)</sup>	—	_	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	121
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	277

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for Synchronous Master Reception.

\* Page provides register information.

#### 26.4.2 SYNCHRONOUS SLAVE MODE

The following bits are used to configure the EUSART for Synchronous slave operation:

- SYNC = 1
- CSRC = 0
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXSTA register configures the device for synchronous operation. Clearing the CSRC bit of the TXSTA register configures the device as a slave. Clearing the SREN and CREN bits of the RCSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCSTA register enables the EUSART.

#### 26.4.2.1 EUSART Synchronous Slave Transmit

The operation of the Synchronous Master and Slave modes are identical (see Section 26.4.1.3 "Synchronous Master Transmission"), except in the case of the Sleep mode. If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- 1. The first character will immediately transfer to the TSR register and transmit.
- 2. The second word will remain in TXREG register.
- 3. The TXIF bit will not be set.
- After the first character has been shifted out of TSR, the TXREG register will transfer the second character to the TSR and the TXIF bit will now be set.
- If the PEIE and TXIE bits are set, the interrupt will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will call the Interrupt Service Routine.
- 26.4.2.2 Synchronous Slave Transmission Set-up:
- 1. Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. Clear the ANSEL bit for the CK pin (if applicable).
- 3. Clear the CREN and SREN bits.
- If interrupts are desired, set the TXIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- 6. Enable transmission by setting the TXEN bit.
- 7. If 9-bit transmission is selected, insert the Most Significant bit into the TX9D bit.
- 8. Start transmission by writing the Least Significant eight bits to the TXREG register.

### TABLE 26-9:SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE<br/>TRANSMISSION

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	279
GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	86
TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	87
TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	89
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	278
—	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	117
—	_	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	121
EUSART Transmit Data Register						270*		
CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	277
	ABDOVF GIE TMR1GIE TMR1GIF SPEN — —	ABDOVF RCIDL GIE PEIE TMR1GIE ADIE TMR1GIF ADIF SPEN RX9 — — — — —	ABDOVF     RCIDL     —       GIE     PEIE     TMR0IE       TMR1GIE     ADIE     RCIE       TMR1GIF     ADIF     RCIF       SPEN     RX9     SREN       —     —     TRISA5       —     —     TRISC5	ABDOVFRCIDL—SCKPGIEPEIETMR0IEINTETMR1GIEADIERCIETXIETMR1GIFADIFRCIFTXIFSPENRX9SRENCREN——TRISA5TRISA4——TRISC5TRISC4EUSART Transm	ABDOVFRCIDL—SCKPBRG16GIEPEIETMR0IEINTEIOCIETMR1GIEADIERCIETXIESSPIETMR1GIFADIFRCIFTXIFSSPIFSPENRX9SRENCRENADDEN——TRISA5TRISA4TRISA3——TRISC5TRISC4TRISC3EUSART Transmit Data Regi	ABDOVF       RCIDL       —       SCKP       BRG16       —         GIE       PEIE       TMR0IE       INTE       IOCIE       TMR0IF         TMR1GIE       ADIE       RCIE       TXIE       SSPIE       CCP1IE         TMR1GIF       ADIF       RCIF       TXIF       SSPIF       CCP1IF         SPEN       RX9       SREN       CREN       ADDEN       FERR         —       —       TRISA5       TRISA4       TRISA3       TRISA2         —       —       TRISC5       TRISC4       TRISC3       TRISC2         EUSART Transmit Data Register	ABDOVFRCIDL—SCKPBRG16—WUEGIEPEIETMR0IEINTEIOCIETMR0IFINTFTMR1GIEADIERCIETXIESSPIECCP1IETMR2IETMR1GIFADIFRCIFTXIFSSPIFCCP1IFTMR2IFSPENRX9SRENCRENADDENFERROERR——TRISA5TRISA4TRISA3TRISA2TRISA1——TRISC5TRISC4TRISC3TRISC2TRISC1EUSART Transmit Data Register	ABDOVFRCIDL—SCKPBRG16—WUEABDENGIEPEIETMR0IEINTEIOCIETMR0IFINTFIOCIFTMR1GIEADIERCIETXIESSPIECCP1IETMR2IETMR1IETMR1GIFADIFRCIFTXIFSSPIFCCP1IFTMR2IFTMR1IFSPENRX9SRENCRENADDENFERROERRRX9D——TRISA5TRISA4TRISA3TRISA2TRISA1TRISA0——TRISC5TRISC4TRISC3TRISC2TRISC1TRISC0EUSART Transmit Data Register

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for Synchronous Slave Transmission. \* Page provides register information.

#### 26.4.2.3 EUSART Synchronous Slave Reception

The operation of the Synchronous Master and Slave modes is identical (Section 26.4.1.5 "Synchronous Master Reception"), with the following exceptions:

- Sleep
- CREN bit is always set, therefore the receiver is never Idle
- SREN bit, which is a "don't care" in Slave mode

A character may be received while in Sleep mode by setting the CREN bit prior to entering Sleep. Once the word is received, the RSR register will transfer the data to the RCREG register. If the RCIE enable bit is set, the interrupt generated will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will branch to the interrupt vector.

- 26.4.2.4 Synchronous Slave Reception Set-up:
- 1. Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. Clear the ANSEL bit for both the CK and DT pins (if applicable).
- 3. If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- 4. If 9-bit reception is desired, set the RX9 bit.
- 5. Set the CREN bit to enable reception.
- The RCIF bit will be set when reception is complete. An interrupt will be generated if the RCIE bit was set.
- 7. If 9-bit mode is enabled, retrieve the Most Significant bit from the RX9D bit of the RCSTA register.
- 8. Retrieve the eight Least Significant bits from the receive FIFO by reading the RCREG register.
- 9. If an overrun error occurs, clear the error by either clearing the CREN bit of the RCSTA register or by clearing the SPEN bit which resets the EUSART.

### TABLE 26-10: SUMMARY OF REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
BAUDCON	ABDOVF	RCIDL	—	SCKP	BRG16	—	WUE	ABDEN	279
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	86
PIE1	TMR1GIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	87
PIR1	TMR1GIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	89
RCREG			EU	SART Receiv	e Data Regi	ster			273*
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	278
TRISA	—		TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	117
TRISC <sup>(1)</sup>	_	_	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	121
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	277

Legend: — = unimplemented location, read as '0'. Shaded cells are not used for Synchronous Slave Reception. \* Page provides register information.

#### 26.5 EUSART Operation During Sleep

The EUSART will remain active during Sleep only in the Synchronous Slave mode. All other modes require the system clock and therefore cannot generate the necessary signals to run the Transmit or Receive Shift registers during Sleep.

Synchronous Slave mode uses an externally generated clock to run the Transmit and Receive Shift registers.

#### 26.5.1 SYNCHRONOUS RECEIVE DURING SLEEP

To receive during Sleep, all the following conditions must be met before entering Sleep mode:

- RCSTA and TXSTA Control registers must be configured for Synchronous Slave Reception (see Section 26.4.2.4 "Synchronous Slave Reception Set-up:").
- If interrupts are desired, set the RCIE bit of the PIE1 register and the GIE and PEIE bits of the INTCON register.
- The RCIF interrupt flag must be cleared by reading RCREG to unload any pending characters in the receive buffer.

Upon entering Sleep mode, the device will be ready to accept data and clocks on the RX/DT and TX/CK pins, respectively. When the data word has been completely clocked in by the external device, the RCIF interrupt flag bit of the PIR1 register will be set. Thereby, waking the processor from Sleep.

Upon waking from Sleep, the instruction following the SLEEP instruction will be executed. If the GIE global interrupt enable bit of the INTCON register is also set, then the Interrupt Service Routine at address 004h will be called.

#### 26.5.2 SYNCHRONOUS TRANSMIT DURING SLEEP

To transmit during Sleep, all the following conditions must be met before entering Sleep mode:

- RCSTA and TXSTA Control registers must be configured for Synchronous Slave Transmission (see Section 26.4.2.2 "Synchronous Slave Transmission Set-up:").
- The TXIF interrupt flag must be cleared by writing the output data to the TXREG, thereby filling the TSR and transmit buffer.
- If interrupts are desired, set the TXIE bit of the PIE1 register and the PEIE bit of the INTCON register.
- Interrupt enable bits TXIE of the PIE1 register and PEIE of the INTCON register must set.

Upon entering Sleep mode, the device will be ready to accept clocks on TX/CK pin and transmit data on the RX/DT pin. When the data word in the TSR has been completely clocked out by the external device, the pending byte in the TXREG will transfer to the TSR and the TXIF flag will be set. Thereby, waking the processor from Sleep. At this point, the TXREG is available to accept another character for transmission, which will clear the TXIF flag.

Upon waking from Sleep, the instruction following the SLEEP instruction will be executed. If the Global Interrupt Enable (GIE) bit is also set then the Interrupt Service Routine at address 0004h will be called.

#### 26.5.3 ALTERNATE PIN LOCATIONS


This module incorporates I/O pins that can be moved to other locations with the use of the alternate pin function register APFCON. To determine which pins can be moved and what their default locations are upon a reset, see **Section 12.1** "Alternate Pin Function" for more information.


#### 27.0 CAPACITIVE SENSING (CPS) MODULE

The Capacitive Sensing (CPS) module allows for an interaction with an end user without a mechanical interface. In a typical application, the CPS module is attached to a pad on a Printed Circuit Board (PCB), which is electrically isolated from the end user. When the end user places their finger over the PCB pad, a capacitive load is added, causing a frequency shift in the CPS module. The CPS module requires software and at least one timer resource to determine the change in frequency. Key features of this module include:

- · Analog MUX for monitoring multiple inputs
- · Capacitive sensing oscillator
- · Multiple current ranges
- Multiple voltage reference modes
- Multiple timer resources
- · Software control
- Operation during Sleep

#### FIGURE 27-1: CAPACITIVE SENSING BLOCK DIAGRAM





#### 27.1 Analog MUX

The CPS module can monitor up to four inputs for the PIC12(L)F1822 (CPSCH<1:0>) and up to eight inputs for the PIC16(L)F1823 (CPSCH<2:0>). See Register 27-2 for details. To determine if a frequency change has occurred the user must:

- Select the appropriate CPS pin by setting the appropriate CPSCH bits of the CPSCON1 register.
- Set the corresponding ANSEL bit.
- Set the corresponding TRIS bit.
- Run the software algorithm.

Selection of the CPSx pin while the module is enabled will cause the capacitive sensing oscillator to be on the CPSx pin. Failure to set the corresponding ANSEL and TRIS bits can cause the capacitive sensing oscillator to stop, leading to false frequency readings.

#### 27.2 Capacitive Sensing Oscillator

The capacitive sensing oscillator consists of a constant current source and a constant current sink, to produce a triangle waveform. The CPSOUT bit of the CPSCON0 register shows the status of the capacitive sensing oscillator, whether it is a sinking or sourcing current. The oscillator is designed to drive a capacitive load (single PCB pad) and at the same time, be a clock source to either Timer0 or Timer1. The oscillator has three different current settings as defined by CPSRNG<1:0> of the CPSCON0 register. The different current settings for the oscillator serve two purposes:

- Maximize the number of counts in a timer for a fixed time base.
- Maximize the count differential in the timer during a change in frequency.

#### 27.3 Voltage References

The capacitive sensing oscillator uses voltage references to provide two voltage thresholds for oscillation. The upper voltage threshold is referred to as Ref+ and the lower voltage threshold is referred to as Ref-.

The user can elect to use Fixed Voltage References, which are internal to the capacitive sensing oscillator, or variable voltage references, which are supplied by the Fixed Voltage Reference (FVR) module and the Digital-to-Analog Converter (DAC) module.

When the Fixed Voltage References are used, the Vss voltage determines the lower threshold level (Ref-) and the VDD voltage determines the upper threshold level (Ref+).

When the variable voltage references are used, the DAC voltage determines the lower threshold level (Ref-) and the FVR voltage determines the upper threshold level (Ref+). An advantage of using these reference sources is that oscillation frequency remains constant with changes in VDD.

Different oscillation frequencies can be obtained through the use of these variable voltage references. The more the upper voltage reference level is lowered and the more the lower voltage reference level is raised, the higher the capacitive sensing oscillator frequency becomes.

Selection between the voltage references is controlled by the CPSRM bit of the CPSCON0 register. Setting this bit selects the variable voltage references and clearing this bit selects the Fixed Voltage References.

Please see Section 14.0 "Fixed Voltage Reference (FVR)" and Section 17.0 "Digital-to-Analog Converter (DAC) Module" for more information on configuring the variable voltage levels.

#### 27.4 Current Ranges

The Capacitive Sensing Oscillator can operate within several different current ranges, depending on the Voltage Reference mode and current range selections. Within each of the two Voltage Reference modes there are four current ranges.

Selection between the Voltage Reference modes is controlled by the CPSRM bit of the CPSCON0 register. Clearing this bit selects the Fixed Voltage References provided by the capacitive sensing oscillator module. Setting this bit selects the variable voltage references supplied by the Fixed Voltage Reference (FVR) module and the Digital-to-Analog Converter (DAC) module. See Section 27.3 "Voltage References" for more information on configuring the voltage references. Selecting the current range within the Voltage Reference mode is controlled by configuring the CPSRNG<1:0> bits in the CPSCON0 register. See Table 27-1 for proper current mode selection. The Noise Detection mode is unique in that it disables the constant-current source associated with the selected input pin, but leaves the rest of the oscillator circuitry and pin structure active. This eliminates the oscillation frequency on the analog pin and greatly reduces the current consumed by the oscillator module. When noise is introduced onto the pin, the oscillator is driven at the frequency determined by the noise. This produces a detectable signal at the comparator stage, indicating the presence of activity on the pin. Figure 27-2 shows a more detailed drawing of the constant-current sources and comparators associated with the oscillator and input pin.

TABLE 27-1:	CURRENT MODE SELECTION

CPSRM	Voltage Reference Mode	CPSRNG<1:0>	Current Range <sup>(1)</sup>	
		00	Off	
0	Fixed	01	Low	
0	Fixed	10	Medium	
		11	High	
1		00	Noise Detection	
	Veriable	01	Low	
	Variable	10 Mediu		
		11	High	

Note 1: See Power-Down Currents (IPD) in Section 30.3 "DC Characteristics: PIC16(L)F1824/8-I/E (Power-Down)" for more information.

#### 27.5 Timer Resources

To measure the change in frequency of the capacitive sensing oscillator, a fixed time base is required. For the period of the fixed time base, the capacitive sensing oscillator is used to clock either Timer0 or Timer1. The frequency of the capacitive sensing oscillator is equal to the number of counts in the timer divided by the period of the fixed time base.

#### 27.6 Fixed Time Base

To measure the frequency of the capacitive sensing oscillator, a fixed time base is required. Any timer resource or software loop can be used to establish the fixed time base. It is up to the end user to determine the method in which the fixed time base is generated.

Note:	The fixed time base can not be generated
	by the timer resource that the capacitive
	sensing oscillator is clocking.

#### 27.6.1 TIMER0

To select Timer0 as the timer resource for the CPS module:

- Set the T0XCS bit of the CPSCON0 register.
- Clear the TMR0CS bit of the OPTION register.

When Timer0 is chosen as the timer resource, the capacitive sensing oscillator will be the clock source for Timer0. Refer to **Section 20.0 "Timer0 Module"** for additional information.

#### 27.6.2 TIMER1

To select Timer1 as the timer resource for the CPS module, set the TMR1CS<1:0> of the T1CON register to '11'. When Timer1 is chosen as the timer resource, the capacitive sensing oscillator will be the clock source for Timer1. Because the Timer1 module has a gate control, developing a time base for the frequency measurement can be simplified by using the Timer0 overflow flag.

It is recommend that the Timer0 overflow flag, in conjunction with the Toggle mode of the Timer1 Gate, be used to develop the fixed time base required by the software portion of the CPS module. Refer to **Section 21.12 "Timer1 Gate Control Register**" for additional information.

TABLE 27-2:	<b>TIMER1 ENABLE FUNCTION</b>	1

TMR10N	TMR1GE	Timer1 Operation
0	0	Off
0	1	Off
1	0	On
1	1	Count Enabled by input

#### 27.7 Software Control

The software portion of the CPS module is required to determine the change in frequency of the capacitive sensing oscillator. This is accomplished by the following:

- Setting a fixed time base to acquire counts on Timer0 or Timer1.
- Establishing the nominal frequency for the capacitive sensing oscillator.
- Establishing the reduced frequency for the capacitive sensing oscillator due to an additional capacitive load.
- Set the frequency threshold.

#### 27.7.1 NOMINAL FREQUENCY (NO CAPACITIVE LOAD)

To determine the nominal frequency of the capacitive sensing oscillator:

- Remove any extra capacitive load on the selected CPSx pin.
- At the start of the fixed time base, clear the timer resource.
- At the end of the fixed time base save the value in the timer resource.

The value of the timer resource is the number of oscillations of the capacitive sensing oscillator for the given time base. The frequency of the capacitive sensing oscillator is equal to the number of counts on in the timer divided by the period of the fixed time base.

#### 27.7.2 REDUCED FREQUENCY (ADDITIONAL CAPACITIVE LOAD)

The extra capacitive load will cause the frequency of the capacitive sensing oscillator to decrease. To determine the reduced frequency of the capacitive sensing oscillator:

- Add a typical capacitive load on the selected CPSx pin.
- Use the same fixed time base as the nominal frequency measurement.
- At the start of the fixed time base, clear the timer resource.
- At the end of the fixed time base save the value in the timer resource.

The value of the timer resource is the number of oscillations of the capacitive sensing oscillator with an additional capacitive load. The frequency of the capacitive sensing oscillator is equal to the number of counts on in the timer divided by the period of the fixed time base. This frequency should be less than the value obtained during the nominal frequency measurement.

#### 27.7.3 FREQUENCY THRESHOLD

The frequency threshold should be placed midway between the value of nominal frequency and the reduced frequency of the capacitive sensing oscillator. Refer to Application Note AN1103, "*Software Handling for Capacitive Sensing*" (DS01103) for more detailed information on the software required for CPS module.

Note:	For more information on general capacitive sensing refer to Application Notes:
	<ul> <li>AN1101, "Introduction to Capacitive Sensing" (DS01101)</li> <li>AN1102, "Layout and Physical Design Guidelines for Capacitive Sensing" (DS01102)</li> </ul>

#### 27.8 Operation during Sleep

The capacitive sensing oscillator will continue to run as long as the module is enabled, independent of the part being in Sleep. In order for the software to determine if a frequency change has occurred, the part must be awake. However, the part does not have to be awake when the timer resource is acquiring counts.

Note: Timer0 does not operate when in Sleep, and therefore cannot be used for capacitive sense measurements in Sleep.

R/W-0/0	R/W-0/0	U-0	U-0	R/W-0/0	R/W-0/0	R-0/0	R/W-0/0
CPSON	CPSRM	—	_	CPSRM	IG<1:0>	CPSOUT	T0XCS
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
u = Bit is unchanged $x = Bit$ is unknown $-n/n = Value$ at POR and BOR/Value at							ther Resets
'1' = Bit is set '0' = Bit is cleared							
bit 7	1 = CPS mo	bacitive Sensing dule is enabled dule is disabled	I	able bit			
bit 6	1 = Capaciti		dule is in Var	Mode bit iable Voltage Re ed Voltage Refer			
bit 5-4	Unimplemer	nted: Read as '	0'				
bit 3-2	<ul> <li>3-2 CPSRNG&lt;1:0&gt;: Capacitive Sensing Current Range bits         If CPSRM = 0 (Fixed Voltage Reference mode):         00 = Oscillator is off         01 = Oscillator is in low range         10 = Oscillator is in medium range         11 = Oscillator is in high range         </li> </ul>						
If CPSRM = 1 (Variable Voltage Reference mode): 00 = Oscillator is on. Noise Detection mode. No Charge/Discharge current is supplied. 01 = Oscillator is in low range 10 = Oscillator is in medium range 11 = Oscillator is in high range							
bit 1	<b>CPSOUT:</b> Capacitive Sensing Oscillator Status bit 1 = Oscillator is sourcing current (Current flowing out of the pin) 0 = Oscillator is sinking current (Current flowing into the pin)						
bit 0	<u>If TMR0CS =</u> The T0XCS I 1 = Timer0 0 = Timer0 <u>If TMR0CS =</u>	<ul> <li>e T0XCS bit controls which clock external to the core/Timer0 module supplies Timer0:</li> <li>Timer0 clock source is the capacitive sensing oscillator</li> <li>Timer0 clock source is the T0CKI pin</li> </ul>					

#### REGISTER 27-1: CPSCON0: CAPACITIVE SENSING CONTROL REGISTER 0

#### REGISTER 27-2: CPSCON1: CAPACITIVE SENSING CONTROL REGISTER 1

U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0 <sup>(1)</sup>	R/W-0/0	R/W-0/0
_	_	_	_		CPSCH	1<3:0>	
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable b	bit	U = Unimplem	nented bit, read a	s '0'	
u = Bit is uncha	inged	x = Bit is unkn	own	-n/n = Value a	t POR and BOR/	Value at all oth	er Resets
'1' = Bit is set		'0' = Bit is clea	red				
bit 7-4	Unimplement	ted: Read as '0'					
bit 3-0	CPSCH<3:0>	: Capacitive Ser	nsing Channel	Select bits			
	<u>If CPSON = 0</u> :		-				
	These bit	s are ignored. N	lo channel is s	elected.			
	<u>If CPSON = 1</u> :						
		channel 0, (CP	,				
		channel 1, (CP					
		channel 2, (CP					
		channel 3, (CP					
		channel 4, (CP					
	0101 =	channel 5, (CP	S5) <sup>(1)</sup>				
	0110 =	channel 6, (CP	S6) <sup>(1)</sup>				
		channel 7, (CP	,				
	1000 =	Reserved. Do r	not use.				
	•						
	•						
	•						
	1111 =	Reserved. Do r	not use.				

Note 1: These channels are only implemented on the PIC16(L)F1823.

TABLE 27-3:         SUMMARY OF REGISTERS ASSOCIATED WITH CAPACITIVE SENSING
---

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELA	—	—	_	ANSA4	—	ANSA2	ANSA1	ANSA0	118
ANSELC <sup>(1)</sup>	_	_	_	_	ANSC3	ANSC2	ANSC1	ANSC0	122
CPSCON0	CPSON	CPSRM	-	-	CPSRNG1	CPSRNG0	CPSOUT	TOXCS	302
CPSCON1	_	_	_	—	CPSCH3 <sup>(1)</sup>	CPSCH2 <sup>(1)</sup>	CPSCH1	CPSCH0	303
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	86
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA	PS2	PS1	PS0	164
T1CON	TMR1CS1	TMR1CS0	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	—	TMR10N	173
TRISA	_	_	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	117
TRISC <sup>(1)</sup>		_	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	121

Legend: — = Unimplemented locations, read as '0'. Shaded cells are not used by the CPS module.

#### 28.0 IN-CIRCUIT SERIAL PROGRAMMING<sup>™</sup> (ICSP<sup>™</sup>)

ICSP<sup>™</sup> programming allows customers to manufacture circuit boards with unprogrammed devices. Programming can be done after the assembly process allowing the device to be programmed with the most recent firmware or a custom firmware. Five pins are needed for ICSP<sup>™</sup> programming:

- ICSPCLK
- ICSPDAT
- MCLR/VPP
- VDD
- Vss

In Program/Verify mode the program memory, user IDs and the Configuration Words are programmed through serial communications. The ICSPDAT pin is a bidirectional I/O used for transferring the serial data and the ICSPCLK pin is the clock input. For more information on ICSP<sup>TM</sup> refer to the "*PIC16F/LF182X/PIC12F/LF1822 Memory Programming Specification*" (DS41403).

#### 28.1 High-Voltage Programming Entry Mode

The device is placed into High-Voltage Programming Entry mode by holding the ICSPCLK and ICSPDAT pins low then raising the voltage on MCLR/VPP to VIHH.

Some programmers produce VPP greater than VIHH (9.0V), an external circuit is required to limit the VPP voltage. See Figure 28-1 for example circuit.




FIGURE 28-1: VPP LIMITER EXAMPLE CIRCUIT

© 2010-2015 Microchip Technology Inc.

of the PIC12(L)F1822/16(L)F1823.

#### 28.2 Low-Voltage Programming Entry Mode

The Low-Voltage Programming Entry mode allows the PIC12(L)F1822/16(L)F1823 devices to be programmed using VDD only, without high voltage. When the LVP bit of Configuration Word 2 is set to '1', the low-voltage ICSP programming entry is enabled. To disable the Low-Voltage ICSP mode, the LVP bit must be programmed to '0'.

Entry into the Low-Voltage Programming Entry mode requires the following steps:

- 1.  $\overline{\text{MCLR}}$  is brought to VIL.
- 2. A 32-bit key sequence is presented on ICSPDAT, while clocking ICSPCLK.

Once the key sequence is complete,  $\overline{\text{MCLR}}$  must be held at VIL for as long as Program/Verify mode is to be maintained.


If low-voltage programming is enabled (LVP = 1), the  $\overline{\text{MCLR}}$  Reset function is automatically enabled and cannot be disabled. See **Section 7.3 "MCLR"** for more information.

The LVP bit can only be reprogrammed to '0' by using the High-Voltage Programming mode.

#### 28.3 Common Programming Interfaces


Connection to a target device is typically done through an ICSP<sup>™</sup> header. A commonly found connector on development tools is the RJ-11 in the 6P6C (6 pin, 6 connector) configuration. See Figure 28-2.

#### FIGURE 28-2: ICD RJ-11 STYLE CONNECTOR INTERFACE



Another connector often found in use with the PICkit<sup>™</sup> programmers is a standard 6-pin header with 0.1 inch spacing. Refer to Figure 28-3.


#### FIGURE 28-3: PICkit<sup>™</sup> STYLE CONNECTOR INTERFACE



For additional interface recommendations, refer to your specific device programmer manual prior to PCB design.

It is recommended that isolation devices be used to separate the programming pins from other circuitry. The type of isolation is highly dependent on the specific application and may include devices such as resistors, diodes, or even jumpers. See Figure 28-4 for more information.





#### 29.0 INSTRUCTION SET SUMMARY

Each PIC16 instruction is a 14-bit word containing the operation code (opcode) and all required operands. The opcodes are broken into three broad categories.

- · Byte Oriented
- · Bit Oriented
- · Literal and Control

The literal and control category contains the most varied instruction word format.

Table 29-3 lists the instructions recognized by the MPASM<sup>TM</sup> assembler.

All instructions are executed within a single instruction cycle, with the following exceptions, which may take two or three cycles:

- Subroutine takes two cycles (CALL, CALLW)
- Returns from interrupts or subroutines take two cycles (RETURN, RETLW, RETFIE)
- Program branching takes two cycles (GOTO, BRA, BRW, BTFSS, BTFSC, DECFSZ, INCSFZ)
- One additional instruction cycle will be used when any instruction references an indirect file register and the file select register is pointing to program memory.

One instruction cycle consists of 4 oscillator cycles; for an oscillator frequency of 4 MHz, this gives a nominal instruction execution rate of 1 MHz.

All instruction examples use the format '0xhh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.

#### 29.1 Read-Modify-Write Operations

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified, and the result is stored according to either the instruction, or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register.

#### TABLE 29-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= $0$ or $1$ ). The assembler will generate code with x = $0$ . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1.
n	FSR or INDF number. (0-1)
mm	Pre-post increment-decrement mode selection

#### TABLE 29-2: ABBREVIATION DESCRIPTIONS

Field	Description
PC	Program Counter
TO	Time-out bit
С	Carry bit
DC	Digit carry bit
Z	Zero bit
PD	Power-down bit

### FIGURE 29-1: GENERAL FORMAT FOR INSTRUCTIONS

Byte-oriented file register operations
13 8 7 6 0 OPCODE d f (FILE #)
d = 0 for destination W d = 1 for destination f f = 7-bit file register address
Bit-oriented file register operations 13 10 9 7 6 0
OPCODE   b (BIT #) f (FILE #)
b = 3-bit bit address f = 7-bit file register address
Literal and control operations
General
OPCODE k (literal)
k = 8-bit immediate value
CALL and GOTO instructions only
13 11 10 0
OPCODE k (literal)
k = 11-bit immediate value
MOVLP instruction only 13 7 6 0
OPCODE k (literal)
k = 7-bit immediate value
MOVLB instruction only
13 5 4 0 OPCODE k (literal)
k = 5-bit immediate value
BRA instruction only
13 9 8 0
OPCODE k (literal)
k = 9-bit immediate value
FSR Offset instructions 13 7 6 5 0
OPCODE n k (literal)
n = appropriate FSR k = 6-bit immediate value
FSR Increment instructions 13 3 2 1 0
OPCODE n m (mode)
n = appropriate FSR m = 2-bit mode value
OPCODE only 13 0
OPCODE

Mnemonic, Operands					14-Bit	Opcode	Status		
		Description	Cycles	MSb			LSb	Affected	Notes
		BYTE-ORIENTED FILE	REGISTER OPE	RATIC	NS				
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C, DC, Z	2
ADDWFC	f, d	Add with Carry W and f	1	11	1101	dfff	ffff	C, DC, Z	2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	2
ASRF	f, d	Arithmetic Right Shift	1	11	0111	dfff	ffff	C, Z	2
LSLF	f, d	Logical Left Shift	1	11	0101	dfff	ffff	C, Z	2
LSRF	f, d	Logical Right Shift	1	11	0110	dfff	ffff	C, Z	2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	_	Clear W	1	00	0001	0000	00xx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	z	2
INCF	f, d	Increment f	1	0.0		dfff		Z	2
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff		Z	2
MOVF	f, d	Move f	1	00		dfff		Z	2
MOVWF	f, a	Move W to f	1	00	0000	1fff		-	2
RLF	f. d	Rotate Left f through Carry	1	00		dfff		с	2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff		C	2
SUBWF	f, d	Subtract W from f	1	00		dfff		-	2
SUBWFB	f, d	Subtract with Borrow W from f	1	11		dfff		C, DC, Z	2
SWAPF	f, d	Swap nibbles in f	1	00		dfff		0, 00, 2	2
XORWF	f, d	Exclusive OR W with f	1	00	0110		ffff	Z	2
Xontin	1, U	BYTE ORIENTED	-		0110	uIII	LTTT	2	2
	f, d	Decrement f, Skip if 0	1(2)	00	1011	dfff	ffff		1, 2
DECFSZ	f. d	Increment f, Skip if 0	1(2)	00	11111	dfff	ffff		1, 2
INCFSZ	i, u		1(2)	00		alli	LLLL		1, 2
		BIT-ORIENTED FILE R		RATION	IS				
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		2
		BIT-ORIENTED S		NS				1	
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		1, 2
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		1, 2
LITERAL (	OPERA	TIONS		•					
ADDLW	k	Add literal and W	1	11	1110	kkkk	kkkk	C, DC, Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLB	k	Move literal to BSR	1	00	0000	001k	kkkk		
MOVLP	k	Move literal to PCLATH	1	11	0001	1kkk	kkkk		
MOVLW	k	Move literal to W	1	11		kkkk			
			1	1				1	1
SUBLW	k	Subtract W from literal	1	11	1100	kkkk	kkkk	C, DC, Z	

#### TABLE 29-3: PIC12(L)F1822/16(L)F1823 ENHANCED INSTRUCTION SET

Note 1: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

Mnen	nonic,	Description	Cycles		14-Bit	Opcode	9	Status	Notes
Operands		Description		MSb		LSb		Affected	Notes
		CONTROL OPERA	TIONS						
BRA	k	Relative Branch	2	11	001k	kkkk	kkkk		
BRW	_	Relative Branch with W	2	00	0000	0000	1011		
CALL	k	Call Subroutine	2	10	0kkk	kkkk	kkkk		
CALLW	-	Call Subroutine with W	2	00	0000	0000	1010		
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
RETFIE	k	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	0100	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
		INHERENT OPER	ATIONS						
CLRWDT	_	Clear Watchdog Timer	1	00	0000	0110	0100	TO, PD	
NOP	_	No Operation	1	00	0000	0000	0000		
OPTION	_	Load OPTION_REG register with W	1	00	0000	0110	0010		
RESET	-	Software device Reset	1	00	0000	0000	0001		
SLEEP	_	Go into Standby mode	1	00	0000	0110	0011	TO, PD	
TRIS	f	Load TRIS register with W	1	00	0000	0110	Offf		
		C-COMPILER OPT	IMIZED						
ADDFSR	n, k	Add Literal k to FSRn	1	11	0001	0nkk	kkkk		
MOVIW	n mm	Move Indirect FSRn to W with pre/post inc/dec	1	00	0000	0001	0nmm	Z	2, 3
		modifier, mm							
	k[n]	Move INDFn to W, Indexed Indirect.	1	11	1111	0nkk	kkkk	Z	2
MOVWI	n mm	Move W to Indirect FSRn with pre/post inc/dec	1	00	0000	0001	lnmm		2, 3
		modifier, mm							
	k[n]	Move W to INDFn, Indexed Indirect.	1	11	1111	1nkk	kkkk		2

#### TABLE 29-3: PIC12(L)F1822/16(L)F1823 ENHANCED INSTRUCTION SET (CONTINUED)

Note 1: If the Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

2: If this instruction addresses an INDF register and the MSb of the corresponding FSR is set, this instruction will require one additional instruction cycle.

3: See Table in the MOVIW and MOVWI instruction descriptions.

#### 29.2 Instruction Descriptions

ADDFSR	Add Literal to FSRn
Syntax:	[ label ] ADDFSR FSRn, k
Operands:	-32 ≤ k ≤ 31 n ∈ [ 0, 1]
Operation:	$FSR(n) + k \rightarrow FSR(n)$
Status Affected:	None
Description:	The signed 6-bit literal 'k' is added to the contents of the FSRnH:FSRnL register pair.

FSRn is limited to the range 0000h -FFFFh. Moving beyond these bounds will cause the FSR to wrap-around.

ANDLW	AND literal with W				
Syntax:	[ <i>label</i> ] ANDLW k				
Operands:	$0 \leq k \leq 255$				
Operation:	(W) .AND. (k) $\rightarrow$ (W)				
Status Affected:	Z				
Description:	The contents of W register are AND'ed with the 8-bit literal 'k'. The result is placed in the W register.				

ADDLW	Add literal and W
Syntax:	[ <i>label</i> ] ADDLW k
Operands:	$0 \leq k \leq 255$
Operation:	$(W) + k \to (W)$
Status Affected:	C, DC, Z
Description:	The contents of the W register are added to the 8-bit literal 'k' and the result is placed in the W register.

ANDWF	AND W with f
Syntax:	[ <i>label</i> ] ANDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(W) .AND. (f) $\rightarrow$ (destination)
Status Affected:	Z
Description:	AND the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

ADDWF	Add W and f
Syntax:	[ <i>label</i> ] ADDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$
Operation:	(W) + (f) $\rightarrow$ (destination)
Status Affected:	C, DC, Z
Description:	Add the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

ASRF	Arithmetic Right Shift
Syntax:	[ <i>label</i> ]ASRF f{,d}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$
Operation:	(f<7>)→ dest<7> (f<7:1>) → dest<6:0>, (f<0>) → C,
Status Affected:	C, Z
Description:	The contents of register 'f are shifted one bit to the right through the Carry flag. The MSb remains unchanged. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in reg- ister 'f'.



#### ADD W and CARRY bit to f

Syntax:	[ label ] ADDWFC f {,d}
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$
Operation:	$(W) + (f) + (C) \rightarrow dest$
Status Affected:	C, DC, Z
Description:	Add W, the Carry flag and data mem- ory location 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in data memory location 'f'.

BCF	Bit Clear f
Syntax:	[label]BCF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$0 \rightarrow (f \le b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

BTFSC	Bit Test f, Skip if Clear
Syntax:	[ label ] BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	skip if (f <b>) = 0</b>
Status Affected:	None
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2-cycle instruction.

BRA	Relative Branch
Syntax:	[ <i>label</i> ]BRA label [ <i>label</i> ]BRA \$+k
Operands:	-256 ≤ label - PC + 1 ≤ 255 -256 ≤ k ≤ 255
Operation:	$(PC) + 1 + k \to PC$
Status Affected:	None
Description:	Add the signed 9-bit literal 'k' to the PC. Since the PC will have incre- mented to fetch the next instruction, the new address will be PC + 1 + k. This instruction is a 2-cycle instruc- tion. This branch has a limited range.

BRW	Relative Branch with W
Syntax:	[ label ] BRW
Operands:	None
Operation:	$(PC) + (W) \to PC$
Status Affected:	None
Description:	Add the contents of W (unsigned) to the PC. Since the PC will have incre- mented to fetch the next instruction, the new address will be PC + 1 + (W). This instruction is a 2-cycle instruc- tion.

BSF	Bit Set f
Syntax:	[label]BSF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	1 → (f <b>)</b>
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

BTFSS	Bit Test f, Skip if Set
Syntax:	[ label ] BTFSS f,b
Operands:	$0 \le f \le 127$ $0 \le b < 7$
Operation:	skip if (f <b>) = 1</b>
Status Affected:	None
Description:	If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction.

CALL	Call Subroutine
Syntax:	[ <i>label</i> ] CALL k
Operands:	$0 \leq k \leq 2047$
Operation:	$\begin{array}{l} (PC)+1 \rightarrow TOS, \\ k \rightarrow PC<10:0>, \\ (PCLATH<4:3>) \rightarrow PC<12:11> \end{array}$
Status Affected:	None
Description:	Call Subroutine. First, return address (PC + 1) is pushed onto the stack. The eleven-bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a 2-cycle instruc- tion.

CLRWDT	Clear Watchdog Timer
Syntax:	[label] CLRWDT
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow WDT \\ 0 \rightarrow \underline{WDT} \text{ prescaler,} \\ 1 \rightarrow \underline{TO} \\ 1 \rightarrow \overline{PD} \end{array}$
Status Affected:	TO, PD
Description:	CLRWDT instruction resets the Watch- dog Timer. It also resets the prescaler of the WDT. Status bits $\overline{TO}$ and $\overline{PD}$ are set.

CALLW	Subroutine Call With W
Syntax:	[ label ] CALLW
Operands:	None
Operation:	(PC) +1 → TOS, (W) → PC<7:0>, (PCLATH<6:0>) → PC<14:8>
Status Affected:	None
Description:	Subroutine call with W. First, the return address (PC + 1) is pushed onto the return stack. Then, the contents of W is loaded into PC<7:0>, and the contents of PCLATH into PC<14:8>. CALLW is a 2-cycle instruction.

COMF	Complement f
Syntax:	[ <i>label</i> ] COMF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$
Operation:	$(\overline{f}) \rightarrow (destination)$
Status Affected:	Z
Description:	The contents of register 'f' are com- plemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.

CLRF	Clear f
Syntax:	[label] CLRF f
Operands:	$0 \leq f \leq 127$
Operation:	$\begin{array}{l} \text{OOh} \rightarrow (f) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	The contents of register 'f' are cleared and the Z bit is set.

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$\begin{array}{l} \text{OOh} \rightarrow (\text{W}) \\ \text{1} \rightarrow \text{Z} \end{array}$
Status Affected:	Z
Description:	W register is cleared. Zero bit (Z) is set.

DECF	Decrement f
Syntax:	[ label ] DECF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	(f) - 1 $\rightarrow$ (destination)
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

DECFSZ	Decrement f, Skip if 0
Syntax:	[ <i>label</i> ] DECFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$
Operation:	(f) - 1 $\rightarrow$ (destination); skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are decre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2-cycle instruction.

INCFSZ	Increment f, Skip if 0
Syntax:	[label] INCFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$
Operation:	(f) + 1 $\rightarrow$ (destination), skip if result = 0
Status Affected:	None
Description:	The contents of register 'f' are incre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', a NOP is executed instead, making it a 2-cycle instruction.

GOTO	Unconditional Branch
Syntax:	[ <i>label</i> ] GOTO k
Operands:	$0 \leq k \leq 2047$
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> $\rightarrow PC<12:11>$
Status Affected:	None
Description:	GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a 2-cycle instruction.

IORLW	Inclusive OR literal with W
Syntax:	[ <i>label</i> ] IORLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .OR. $k \rightarrow$ (W)
Status Affected:	Z
Description:	The contents of the W register are OR'ed with the 8-bit literal 'k'. The result is placed in the W register.

INCF	Increment f
Syntax:	[label] INCF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$
Operation:	(f) + 1 $\rightarrow$ (destination)
Status Affected:	Z
Description:	The contents of register 'f' are incre- mented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

IORWF	Inclusive OR W with f			
Syntax:	[label] IORWF f,d			
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$			
Operation:	(W) .OR. (f) $\rightarrow$ (destination)			
Status Affected:	Z			
Description:	Inclusive OR the W register with regis- ter 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.			

LSLF	Logical Left Shift	MOVF	Move f
Syntax:	[ <i>label</i> ]LSLF f{,d}	Syntax:	[ <i>label</i> ] MOVF f,d
Operands:	$0 \le f \le 127$ d $\in [0,1]$	Operands:	$0 \le f \le 127$ $d \in [0,1]$
Operation:	$(f < 7 >) \rightarrow C$	Operation:	$(f) \rightarrow (dest)$
	$(f<6:0>) \rightarrow dest<7:1>$ 0 $\rightarrow dest<0>$	Status Affected:	Z
Status Affected: Description:	C, Z The contents of register 'f' are shifted one bit to the left through the Carry flag. A '0' is shifted into the LSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.	Description:	The contents of register f is moved to a destination dependent upon the status of d. If $d = 0$ , destination is W register. If $d = 1$ , the destination is file register f itself. $d = 1$ is useful to test a file register since status flag Z is affected.
	C	Words:	1
		Cycles:	1
		Example:	MOVF FSR, 0
LSRF	Logical Right Shift		After Instruction W = value in FSR register
Syntax:	[ <i>label</i> ]LSRF f{,d}		Z = 1

Operands:

Operation:

Status Affected:

Description:

 $\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$ 

 $0 \rightarrow \text{dest} < 7 >$ (f<7:1>)  $\rightarrow \text{dest} < 6:0 >$ ,

 $(f<0>) \rightarrow C,$ 

0-

The contents of register 'f' are shifted one bit to the right through the Carry flag. A '0' is shifted into the MSb. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f'.

register f

С

C, Z

ΜΟΥΙΨ	Move INDFn to W
Syntax:	[ <i>label</i> ] MOVIW ++FSRn [ <i>label</i> ] MOVIWFSRn [ <i>label</i> ] MOVIW FSRn++ [ <i>label</i> ] MOVIW FSRn [ <i>label</i> ] MOVIW k[FSRn]
Operands:	n ∈ [0,1] mm ∈ [00,01,10,11] -32 ≤ k ≤ 31
Operation:	$\begin{split} &\text{INDFn} \rightarrow W \\ &\text{Effective address is determined by} \\ &\text{• FSR + 1 (preincrement)} \\ &\text{• FSR - 1 (predecrement)} \\ &\text{• FSR + k (relative offset)} \\ &\text{After the Move, the FSR value will be either:} \\ &\text{• FSR + 1 (all increments)} \\ &\text{• FSR - 1 (all decrements)} \\ &\text{• Unchanged} \end{split}$
Status Affected:	Z

Mode	Syntax	mm
Preincrement	++FSRn	00
Predecrement	FSRn	01
Postincrement	FSRn++	10
Postdecrement	FSRn	11

Description:

This instruction is used to move data between W and one of the indirect registers (INDFn). Before/after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

Note: The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h -FFFFh. Incrementing/decrementing it beyond these bounds will cause it to wrap-around.

Syntax:	[ <i>label</i> ]MOVLB k
Operands:	$0 \leq k \leq 15$
Operation:	$k \rightarrow BSR$
Status Affected:	None
Description:	The 5-bit literal 'k' is loaded into the Bank Select Register (BSR).

MOVLP	Move literal to PCLATH
Syntax:	[ <i>label</i> ]MOVLP k
Operands:	$0 \le k \le 127$
Operation:	$k \rightarrow PCLATH$
Status Affected:	None
Description:	The 7-bit literal 'k' is loaded into the PCLATH register.
MOVLW	Move literal to W
Syntax:	[ <i>label</i> ] MOVLW k
Operands:	$0 \leq k \leq 255$
Operation:	$k \rightarrow (W)$
Status Affected:	None
Description:	The 8-bit literal 'k' is loaded into W reg- ister. The "don't cares" will assemble as '0's.
Words:	1
Cycles:	1
Example:	MOVLW 0x5A
	After Instruction W = 0x5A
MOVWF	Move W to f
Syntax:	[ <i>label</i> ] MOVWF f
Operands:	$0 \leq f \leq 127$
Operation:	$(W) \to (f)$
Status Affected:	None
Description:	Move data from W register to register 'f'.
Words:	1
Cycles:	1
Example:	MOVWF OPTION
	Before InstructionOPTION =0xFFW =0x4FAfter Instruction0PTION =OPTION =0x4FW =0x4F

ΜΟΥΨΙ	Move W to INDFn
Syntax:	[ <i>label</i> ] MOVWI ++FSRn [ <i>label</i> ] MOVWIFSRn [ <i>label</i> ] MOVWI FSRn++ [ <i>label</i> ] MOVWI FSRn [ <i>label</i> ] MOVWI k[FSRn]
Operands:	n ∈ [0,1] mm ∈ [00,01, 10, 11] -32 ≤ k ≤ 31
Operation:	$\label{eq:W} \begin{split} W &\rightarrow INDFn \\ \text{Effective address is determined by} \\ \bullet \ FSR + 1 \ (\text{preincrement}) \\ \bullet \ FSR + 1 \ (\text{preincrement}) \\ \bullet \ FSR + k \ (\text{relative offset}) \\ \text{After the Move, the FSR value will be} \\ \text{either:} \\ \bullet \ FSR + 1 \ (\text{all increments}) \\ \bullet \ FSR + 1 \ (\text{all increments}) \\ \text{Unchanged} \end{split}$
Status Affected:	None

Mode	Syntax	mm
Preincrement	++FSRn	00
Predecrement	FSRn	01
Postincrement	FSRn++	10
Postdecrement	FSRn	11

Description:

This instruction is used to move data between W and one of the indirect registers (INDFn). Before/after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

Note: The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h -FFFFh. Incrementing/decrementing it beyond these bounds will cause it to wrap-around.

The increment/decrement operation on FSRn WILL NOT affect any Status bits.

NOP	No Operation
Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.
Words:	1
Cycles:	1
Example:	NOP

OPTION	Load OPTION_REG Register with W			
Syntax:	[label] OPTION			
Operands:	None			
Operation:	$(W) \to OPTION\_REG$			
Status Affected:	None			
Description:	Move data from W register to OPTION_REG register.			

RESET	Software Reset
Syntax:	[label] RESET
Operands:	None
Operation:	Execute a device Reset. Resets the nRI flag of the PCON register.
Status Affected:	None
Description:	This instruction provides a way to execute a hardware Reset by software.

RETFIE	Return from Interrupt
Syntax:	[label] RETFIE
Operands:	None
Operation:	$\begin{array}{l} TOS \to PC, \\ 1 \to GIE \end{array}$
Status Affected:	None
Description:	Return from Interrupt. Stack is POPed and Top-of-Stack (TOS) is loaded in the PC. Interrupts are enabled by setting Global Interrupt Enable bit, GIE (INTCON<7>). This is a 2-cycle instruction.
Words:	1
Cycles:	2
Example:	RETFIE
	After Interrupt PC = TOS GIE = 1

RETURN	Return from Subroutine
Syntax:	[label] RETURN
Operands:	None
Operation:	$TOS \rightarrow PC$
Status Affected:	None
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a 2-cycle instruction.

RETLW	Return with literal in W	RLF	Detete Left (through Comm
Syntax:	[ <i>label</i> ] RETLW k		Rotate Left f through Carry
Operands:	$0 \le k \le 255$	Syntax:	[ <i>label</i> ] RLF f,d
Operation:	$k \rightarrow (W);$ TOS $\rightarrow$ PC	Operands:	$0 \le f \le 127$ $d \in [0,1]$
Status Affected:	None	Operation:	See description below
Description:	The W register is loaded with the 8-bit	Status Affected:	С
	literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a 2-cycle instruction.	Description:	The contents of register 'f' are rotated one bit to the left through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is
Words:	1		stored back in register 'f'.
Cycles:	2		C Register f
Example:	CALL TABLE;W contains table	Words:	1
	<pre>;offset value ,W now has table value</pre>	Cycles:	1
TABLE	•	Example:	RLF REG1,0
	•		Before Instruction
	ADDWF PC ;W = offset RETLW k1 ;Begin table		REG1 = 1110 0110
	REILW KI /Begin table REILW k2 ;		C = 0
	•		After Instruction
	•		REG1 = 1110 0110 W = 1100 1100
	•		M = 1100 1100 C = 1
	RETLW kn ; End of table		C – 1
	Before Instruction W = 0x07 After Instruction W = value of k8		

RRF	Rotate Right f through Carry
Syntax:	[ <i>label</i> ] RRF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$
Operation:	See description below
Status Affected:	С
Description:	The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.



SUBLW	Subtract W from literal	
Syntax:	[ <i>label</i> ] SUBLW k	
Operands:	$0 \le k \le 255$	
Operation:	$k - (W) \to (W)$	
Status Affected:	C, DC, Z	
Description:	The W register is subtracted (2's com- plement method) from the 8-bit literal 'k'. The result is placed in the W regis- ter.	
	C = 0 W > k	
	<b>C</b> = 1 W ≤ k	

DC = 0 DC = 1 W<3:0> > k<3:0>

 $W<3:0> \le k<3:0>$ 

SLEEP	Enter Sleep mode
Syntax:	[label] SLEEP
Operands:	None
Operation:	$\begin{array}{l} \text{00h} \rightarrow \text{WDT,} \\ 0 \rightarrow \underline{\text{WDT}} \text{ prescaler,} \\ 1 \rightarrow \underline{\text{TO}}, \\ 0 \rightarrow \overline{\text{PD}} \end{array}$
Status Affected:	TO, PD
Description:	The power-down Status bit, $\overline{PD}$ is cleared. Time-out Status bit, $\overline{TO}$ is set. Watchdog Timer and its pres- caler are cleared. The processor is put into Sleep mode with the oscillator stopped.

SUBWF	Subtract W	/ from f
Syntax:	[label] SU	JBWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$	
Operation:	(f) - (W) $\rightarrow$ (c	lestination)
Status Affected:	C, DC, Z	
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f.	
	<b>C</b> = 0	W > f
	<b>C =</b> 1	$W \leq f$
	DC = 0	W<3:0> > f<3:0>
	DC = 1	W<3:0> ≤ f<3:0>

SUBWFB	Subtract W from f with Borrow
Syntax:	SUBWFB f {,d}
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	$(f) - (W) - (\overline{B}) \rightarrow dest$
Status Affected:	C, DC, Z
Description:	Subtract W and the BORROW flag (CARRY) from register 'f' (2's comple- ment method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.

SWAPF	Swap Nibbles in f
Syntax:	[label] SWAPF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$
Status Affected:	None
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in register 'f'.

XORLW	Exclusive OR literal with W	
Syntax:	[label] XORLW k	
Operands:	$0 \leq k \leq 255$	
Operation:	(W) .XOR. $k \rightarrow (W)$	
Status Affected:	Z	
Description:	The contents of the W register are XOR'ed with the 8-bit literal 'k'. The result is placed in the W register.	

TRIS	Load TRIS Register with W
Syntax:	[ <i>label</i> ] TRIS f
Operands:	$5 \leq f \leq 7$
Operation:	(W) $\rightarrow$ TRIS register 'f'
Status Affected:	None
Description:	Move data from W register to TRIS register. When 'f' = 5, TRISA is loaded. When 'f' = 6, TRISB is loaded. When 'f' = 7, TRISC is loaded.


XORWF	Exclusive OR W with f
Syntax:	[label] XORWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$
Operation:	(W) .XOR. (f) $\rightarrow$ (destination)
Status Affected:	Z
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

#### 30.0 ELECTRICAL SPECIFICATIONS


### Absolute Maximum Ratings<sup>(†)</sup>


Ambient temperature under bias	40°C to +125°C	
Storage temperature	65°C to +150°C	
Voltage on VDD with respect to Vss, PIC12F1822/16F1823	0.3V to +6.5V	
Voltage on VDD with respect to Vss, PIC12LF1822/16LF1823	-0.3V to +4.0V	
Voltage on MCLR with respect to Vss	0.3V to +9.0V	
Voltage on all other pins with respect to Vss	0.3V to (VDD + 0.3V)	
Total power dissipation <sup>(1)</sup>	800 mW	
Maximum current out of Vss pin, -40°C $\leq$ TA $\leq$ +85°C for industrial	210 mA	
Maximum current out of Vss pin, -40°C $\leq$ TA $\leq$ +125°C for extended	95 mA	
Maximum current into VDD pin, -40°C $\leq$ TA $\leq$ +85°C for industrial	150 mA	
Maximum current into VDD pin, -40°C $\leq$ TA $\leq$ +125°C for extended	70 mA	
Clamp current, Iк (VPIN < 0 or VPIN > VDD)	± 20 mA	
Maximum output current sunk by any I/O pin	25 mA	
Maximum output current sourced by any I/O pin	25 mA	
<b>Note 1:</b> Power dissipation is calculated as follows: PDIS = VDD x {IDD $-\sum$ IOH} + $\sum$ {(VDD $-$ VOH) x IOH} + $\sum$ (VOI x IOL).		

**†** NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure above maximum rating conditions for extended periods may affect device reliability.









#### **FIGURE 30-3:** HFINTOSC FREQUENCY ACCURACY OVER DEVICE VDD AND TEMPERATURE

### 30.1 DC Characteristics: PIC12(L)F1822/16(L)F1823-I/E (Industrial, Extended)


PIC12LF	F1822/16LF	1823		rd Opera	•	-40	s (unless otherwise stated) $^{\circ}C \le TA \le +85^{\circ}C$ for industrial $^{\circ}C \le TA \le +125^{\circ}C$ for extended
PIC12F1	1822/16F18	23	Standard Operating Cond Operating temperature				s (unless otherwise stated) $^{\circ}C \le TA \le +85^{\circ}C$ for industrial $^{\circ}C \le TA \le +125^{\circ}C$ for extended
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
D001	Vdd	Supply Voltage					
		PIC12LF1822/16LF1823	1.8 2.5	_	3.6 3.6	V V	Fosc ≤ 16 MHz: Fosc ≤ 32 MHz ( <b>Note 2</b> )
D001		PIC12F1822/16F1823	1.8 2.5		5.5 5.5	V V	Fosc $\leq$ 16 MHz: Fosc $\leq$ 32 MHz ( <b>Note 2</b> )
D002*	Vdr	RAM Data Retention Voltage <sup>(1)</sup>					
		PIC12LF1822/16LF1823	1.5	—		V	Device in Sleep mode
D002*		PIC12F1822/16F1823	1.7			V	Device in Sleep mode
	VPOR*	Power-on Reset Release Voltage		1.6		V	
	VPORR*	Power-on Reset Rearm Voltage					
		PIC12LF1822/16LF1823		0.8	I	V	Device in Sleep mode
		PIC12F1822/16F1823		1.4		V	Device in Sleep mode
D003	VADFVR	Fixed Voltage Reference Voltage for ADC	-8 -8 -8		6 6 6	%	$\begin{array}{l} 1.024V, \ VDD \geq 2.5V \\ 2.048V, \ VDD \geq 2.5V \\ 4.096V, \ VDD \geq 4.75V \end{array}$
D003A	VCDAFVR	Fixed Voltage Reference Voltage for Comparator and DAC	-11 -11 -11		7 7 7	%	1.024V, VDD ≥ 2.5V 2.048V, VDD ≥ 2.5V 4.096V, VDD ≥ 4.75V
D003C*	TCVFVR	Temperature Coefficient, Fixed Voltage Reference		-114	—	ppm/ °C	
D003D*	$\Delta VFVR/$ $\Delta VIN$	Line Regulation, Fixed Voltage Reference		0.225	_	%/V	
D004*	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	—		V/ms	See Section 7.1 "Power-on Reset (POR)" for details.

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

2: PLL required for 32 MHz operation.



#### FIGURE 30-4: POR AND POR REARM WITH SLOW RISING VDD

#### 30.2 DC Characteristics: PIC12(L)F1822/16(L)F1823-I/E (Industrial, Extended)

PIC12LF1	1822/16LF1823			d Operati g tempera	ature -	-40°C ≤ T	less otherwise stated) A ≤ +85°C for industrial A ≤ +125°C for extended		
PIC12F18	322/16F1823			d Operati g tempera	ature -	itions (unless otherwise stated) -40°C $\leq$ TA $\leq$ +85°C for industrial -40°C $\leq$ TA $\leq$ +125°C for extended			
Param	Device	Min.	Тур†	Max.	Units		Conditions		
No.	Characteristics		.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Шал	onno	Vdd	Note		
	Supply Current (IDD) <sup>(1,</sup>	2)							
D010			5.0	15	μA	1.8	Fosc = 32 kHz, -40°C to +85°C		
		_	8.0	19	μA	3.0	LP Oscillator mode		
D010			24	36	μΑ	1.8	Fosc = 32 kHz, -40°C to +85°C		
			30	48	μΑ	3.0	LP Oscillator mode		
			32	66	μΑ	5.0			
D010A		—	5.0	21	μA	1.8	Fosc = 32 kHz, -40°C to +125°C		
		_	7.5	25	μΑ	3.0	LP Oscillator mode		
D010A		_	24	60	μΑ	1.8	Fosc = 32 kHz, -40°C to +125°C		
		—	30	70	μΑ	3.0	LP Oscillator mode		
			32	80	μA	5.0			
D011		_	60	115	μA	1.8	Fosc = 1 MHz		
		—	111	200	μA	3.0	XT Oscillator mode		
D011			82	135	μA	1.8	Fosc = 1 MHz		
			141	225	μA	3.0	XT Oscillator mode		
			200	320	μA	5.0			
D012		_	145	280	μA	1.8	Fosc = 4 MHz		
			260	460	μA	3.0	XT Oscillator mode		
D012			165	300	μA	1.8	Fosc = 4 MHz		
			290	500	μA	3.0	XT Oscillator mode		
		_	368	700	μA	5.0			
D013			34	170	μA	1.8	Fosc = 1 MHz		
			59	250	μA	3.0	EC Oscillator mode, Medium-power mode		
D013			60	200	μA	1.8	Fosc = 1 MHz EC Oscillator mode Medium-power mode		
			92	260	μA	3.0			
		—	126	350	μA	5.0			
D014			118	250	μA	1.8			
		—	210	420	μA	3.0	EC Oscillator mode, Medium-power mode		

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

- 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.
- **3:** 8 MHz internal RC oscillator with 4x PLL enabled.
- 4: 8 MHz crystal oscillator with 4x PLL enabled.
- 5: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ.

#### 30.2 DC Characteristics: PIC12(L)F1822/16(L)F1823-I/E (Industrial, Extended)

PIC12LF	1822/16LF1823			$\begin{array}{llllllllllllllllllllllllllllllllllll$							
PIC12F1	822/16F1823	T		d Operati g tempera	ature -	40°C ≤ T	ess otherwise stated) $x \le +85^{\circ}$ C for industrial $x \le +125^{\circ}$ C for extended				
Param	Device	Min.	Typ†	Max.	Units		Conditions				
No.	Characteristics		.,,,,,	muxi	01110	Vdd	Note				
D014		_	143	260	μΑ	1.8	Fosc = 4 MHz				
		—	240	450	μA	3.0	EC Oscillator mode Medium-power mode				
		—	300	550	μA	5.0					
	Supply Current (IDD) <sup>(1,</sup>	2)									
D015		_	2.0	20	μA	1.8	Fosc = 31 kHz				
		—	4.0	22	μΑ	3.0	LFINTOSC mode				
D015		_	21	45	μA	1.8	Fosc = 31 kHz				
		_	27	50	μA	3.0	LFINTOSC mode				
		—	28	60	μA	5.0					
D016		_	110	250	μA	1.8	Fosc = 500 kHz				
		—	150	280	μA	3.0	MFINTOSC mode				
D016		_	132	190	μA	1.8	Fosc = 500 kHz				
		—	165	230	μA	3.0	MFINTOSC mode				
		—	210	280	μA	5.0					
D017*			0.55	0.8	mA	1.8	Fosc = 8 MHz				
		—	0.8	1.25	mA	3.0	HFINTOSC mode				
D017*		_	0.6	0.9	mA	1.8	Fosc = 8 MHz				
		_	0.9	1.4	mA	3.0	HFINTOSC mode				
		—	1.0	1.5	mA	5.0					
D018		_	0.8	1.2	mA	1.8	Fosc = 16 MHz				
		—	1.3	1.9	mA	3.0	HFINTOSC mode				
D018			0.8	1.2	mA	1.8	Fosc = 16 MHz				
			1.3	1.8	mA	3.0	HFINTOSC mode				
		—	1.5	2.0	mA	5.0					
D019			2.2	3.3	mA	3.0	Fosc = 32 MHz				
		_	2.3	3.6	mA	3.6	HFINTOSC mode (Note 3)				
D019		_	2.2	3.3	mA	3.0	Fosc = 32 MHz				
		—	2.3	3.6	mA	5.0	HFINTOSC mode (Note 3)				

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

- 3: 8 MHz internal RC oscillator with 4x PLL enabled.
- 4: 8 MHz crystal oscillator with 4x PLL enabled.

5: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in kΩ.

#### 30.2 DC Characteristics: PIC12(L)F1822/16(L)F1823-I/E (Industrial, Extended)

PIC12LF1	1822/16LF1823			$\begin{array}{llllllllllllllllllllllllllllllllllll$								
PIC12F18	322/16F1823		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended									
Param	Device	Min.	Treat	Max	Units		Conditions					
No.	Characteristics	WIIII.	Тур†	Max.	Units	Vdd	Note					
	Supply Current (IDD) <sup>(1, 2</sup>	2)										
D020			2.0	3.1	mA	3.0	Fosc = 32 MHz					
			2.5	3.5	mA	3.6	HS Oscillator mode (Note 4)					
D020			2.0	3.1	mA	3.0	Fosc = 32 MHz					
			2.5	3.5	mA	5.0	HS Oscillator mode (Note 4)					
D021			210	425	μA	1.8	Fosc = 4 MHz					
			470	800	μA	3.0	EXTRC mode (Note 5)					
D021			350	435	μA	1.8	Fosc = 4 MHz					
		_	550	800	μA	3.0	EXTRC mode (Note 5)					
		_	620	850	μA	5.0						

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

- 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.
- **3:** 8 MHz internal RC oscillator with 4x PLL enabled.
- 4: 8 MHz crystal oscillator with 4x PLL enabled.
- 5: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be extended by the formula IR = VDD/2REXT (mA) with REXT in k $\Omega$ .

#### 30.3 DC Characteristics: PIC12(L)F1822/16(L)F1823-I/E (Power-Down)

PIC12LF1	822/16LF1823			rd Operating temper	•					
PIC12F18	22/16F1823			rd Operating temper	•					
Param			<b>T</b>	Max.	Max.			Conditions		
No.	Device Characteristics	Min.	Тур†	+85°C	+125°C	Units	Vdd	Note		
	Power-down Base Current	(IPD) <sup>(2)</sup>				•				
D022		_	0.02	1.0	4.0	μA	1.8	WDT, BOR, FVR, and T1OSC		
		_	0.03	1.8	4.8	μA	3.0	disabled, all Peripherals Inactive		
D022		—	20	40	50	μA	1.8	WDT, BOR, FVR, and T1OSC		
		—	22	45	55	μA	3.0	disabled, all Peripherals Inactive		
		—	24	50	60	μA	5.0			
D023		—	0.3	1.8	10.5	μA	1.8	LPWDT Current (Note 1)		
		_	0.5	2.0	16	μA	3.0			
D023		—	20	41	56	μA	1.8	LPWDT Current (Note 1)		
		—	22	46	61	μA	3.0			
		—	24	51	71	μA	5.0			
D023A		_	12	25	35	μA	1.8	FVR current (Note 1)		
		—	13	27	37	μA	3.0			
D023A		—	32	65	70	μA	1.8	FVR current (Note 1)		
		—	38	75	80	μA	3.0	7		
		—	68	115	120	μA	5.0			
D024		—	8.0	15	20	μA	3.0	BOR Current (Note 1)		
D024		—	30	55	65	μA	3.0	BOR Current (Note 1)		
		—	33	75	85	μA	5.0	7		
D025		_	0.65	4.0	7.0	μA	1.8	T1OSC Current (Note 1)		
		—	2.3	4.5	7.5	μA	3.0			
D025		_	20	42	55	μA	1.8	T1OSC Current (Note 1)		
		_	23	45	60	μA	3.0			
		-	25	48	70	μA	5.0			
D026			0.1	1.8	4.0	μA	1.8	A/D Current (Note 1, Note 3), no conversion in progress		
		_	0.1	2.0	5.0	μA	3.0			
D026		—	20	40	55	μA	1.8	A/D Current (Note 1, Note 3), no		
		—	22	45	60	μA	3.0	conversion in progress		
		—	24	50	70	μA	5.0			

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral △ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

**3:** A/D oscillator source is FRC.

#### 30.3 DC Characteristics: PIC12(L)F1822/16(L)F1823-I/E (Power-Down) (Continued)

PIC12LF1	822/16LF1823		$ \begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for extended} \end{array} $									
PIC12F18		rd Operation ng temper		itions (unless otherwise stated) -40°C $\leq$ TA $\leq$ +85°C for industrial -40°C $\leq$ TA $\leq$ +125°C for extended								
Param No.	Device Characteristics	Min.	Typ† Max. Max. +85°C +125°C			Units		Conditions				
NO.				+05 C	+125 C		Vdd	Note				
	Power-down Base Current	(IPD) <sup>(2)</sup>		1	1							
D026A*			250		—	μA	1.8	A/D Current (Note 1, Note 3), conversion in progress				
D0004+			250	-	_	μA	3.0					
D026A*			280		—	μΑ	1.8	A/D Current (Note 1, Note 3), conversion in progress				
			280			μA	3.0	-				
0027		_	280	- 7.0	- 10	μΑ	5.0	Cap Sense Low Power				
D027			2.2 4.2	7.0 9.0	10 12	μΑ μΑ	1.8 3.0	Oscillator mode (Note 1)				
D027			21	9.0 41	45	μΑ	1.8	Cap Sense Low Power				
0021			23	41	45 55	μΑ	3.0	Oscillator mode (Note 1)				
			24	53	68	μΑ	5.0	-				
D027A		1 <u> </u>	6.3	9	16	μΑ	1.8	Cap Sense Medium Power				
202171		_	7.9	12	21	μΑ	3.0	Oscillator mode (Note 1)				
D027A		_	21	45	50	μA	1.8	Cap Sense Medium Power				
			23	55	60	μΑ	3.0	Oscillator mode (Note 1)				
		_	25	60	75	μA	5.0	-				
D027B		_	16	25	35	μA	1.8	Cap Sense High Power				
		_	41	45	45	μA	3.0	Oscillator mode (Note 1)				
D027B		_	23	62	100	μA	1.8	Cap Sense High Power				
			25	90	105	μA	3.0	Oscillator mode (Note 1)				
		_	26	100	115	μA	5.0					
D028		_	8.0	17	22	μΑ	1.8	Comparator Current, Low Powe				
		—	8.1	20	25	μΑ	3.0	mode, one comparator enabled (Note 1)				
D028		_	30	50	55	μA	1.8	Comparator Current, Low Powe				
		_	33	60	65	μA	3.0	mode, one comparator enabled (Note 1)				
		—	35	65	85	μA	5.0					
D028A			8.2	18	24	μA	1.8	Comparator Current, Low Powe				
		-	8.3	21	27	μA	3.0	mode, two comparators enabled (Note 1)				
D028A		_	30	51	56	μA	1.8	Comparator Current, Low Powe				
			32	61	66	μA	3.0	mode, two comparators enabled (Note 1)				
		—	33	67	87	μA	5.0					

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are t not tested.

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral  $\Delta$  current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

3: A/D oscillator source is FRC.

#### 30.3 DC Characteristics: PIC12(L)F1822/16(L)F1823-I/E (Power-Down) (Continued)

PIC12LF1	PIC12LF1822/16LF1823				$\begin{array}{llllllllllllllllllllllllllllllllllll$								
PIC12F18	22/16F1823		rd Operation ng temper		-40°C ≤	$TA \le +85^{\circ}$	erwise stated) C for industrial i°C for extended						
Param	Device Characteristics	Min	Turnt	Max.	Max.	Units		Conditions					
No.	Device Characteristics	Min.	Тур†	+85°C	+125°C	Units	Vdd	Note					
	Power-down Base Current	(IPD) <sup>(2)</sup>											
D028B		_	30	50	60	μA	1.8	Comparator Current, High Power					
		—	31	55	70	μA	3.0	mode, one comparator enabled (Note 1)					
D028B		_	60	85	90	μA	1.8	Comparator Current, High Power					
		_	62	90	95	μA	3.0	mode, one comparator enabled					
		_	64	95	100	μA	5.0	(Note 1)					
D028C		_	31	51	61	μΑ	1.8	Comparator Current, High Power					
		_	32	56	71	μA	3.0	mode, two comparators enabled					
D028C		_	61	85	90	μA	1.8	Comparator Current, High Power					
		_	63	90	95	μΑ	3.0	mode, two comparators enabled					
		_	65	95	100	μA	5.0	(Note 1)					

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

2: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

**3:** A/D oscillator source is FRC.

#### Standard Operating Conditions (unless otherwise stated) **DC CHARACTERISTICS** Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended Param Sym. Characteristic Min. Typ† Max. Units Conditions No. VIL Input Low Voltage I/O PORT: D030 with TTL buffer 0.8 V $4.5V \le VDD \le 5.5V$ D030A 0.15 VDD $1.8V \le VDD \le 4.5V$ V D031 with Schmitt Trigger buffer 0.2 VDD V $2.0V \le V\text{DD} \le 5.5V$ with I<sup>2</sup>C<sup>™</sup> levels 0.3 VDD V \_\_\_\_ \_ with SMBus levels 0.8 V $2.7V \le V\text{DD} \le 5.5V$ \_\_\_\_\_ \_ MCLR, OSC1 (RC mode)<sup>(1)</sup> D032 0.2 VDD V D033 OSC1 (HS mode) 0.3 VDD V \_ \_\_\_\_ Vін Input High Voltage I/O ports: D040 with TTL buffer 2.0 V $4.5V \le VDD \le 5.5V$ D040A 0.25 VDD + V $1.8V \le V\text{DD} \le 4.5V$ 0.8 D041 with Schmitt Trigger buffer 0.8 VDD V $2.0V \leq V\text{DD} \leq 5.5V$ with I<sup>2</sup>C<sup>™</sup> levels 0.7 VDD V with SMBus levels $2.7V \le VDD \le 5.5V$ 2.1 V D042 MCLR 0.8 VDD V \_ \_ D043A OSC1 (HS mode) 0.7 VDD V D043B OSC1 (RC mode) 0.9 VDD VDD > 2.0V, (Note 1) V Input Leakage Current<sup>(2)</sup> ١L D060 I/O ports ± 5 ± 125 nA $Vss \leq VPIN \leq VDD$ . Pin at high-impedance at 85°C ± 5 ± 1000 nA 125°C MCLR<sup>(3)</sup> D061 ± 200 $Vss \le VPIN \le VDD$ at $85^{\circ}C$ ± 50 nA Weak Pull-up Current IPUR D070\* 200 VDD = 3.3V, VPIN = VSS 25 100 25 140 300 uΑ VDD = 5.0V, VPIN = VSS Voi Output Low Voltage<sup>(4)</sup> D080 I/O ports IOL = 8mA, VDD = 5V0.6 V IOL = 6mA, VDD = 3.3VIOL = 1.8mA, VDD = 1.8V Vон Output High Voltage<sup>(4)</sup> D090 I/O ports ЮН = 3.5mA, VDD = 5V ІОН = 3mA. VDD = 3.3V VDD - 0.7 V ІОН = 1mA, VDD = 1.8V Capacitive Loading Specs on Output Pins In XT. HS and LP modes when D101\* COSC2 OSC2 pin 15 рF external clock is used to drive OSC1 D101A\* pF CIO All I/O pins 50

#### 30.4 DC Characteristics: PIC12(L)F1822/16(L)F1823-I/E

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode.

2: Negative current is defined as current sourced by the pin.

**3:** The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

4: Including OSC2 in CLKOUT mode.

#### 30.5 Memory Programming Requirements

DC CHA	RACTER	ISTICS	Standard Operating te			<b>(unless</b> ≤ TA ≤ +1	otherwise stated) 25°C
Param No.	Sym.	Characteristic	Min.	Max.	Units	Conditions	
		Program Memory High-Voltage Programming Specifications					
D110	VIHH	Voltage on MCLR/VPP/RA5 pin	8.0	_	9.0	V	(Note 3, Note 4)
D111	Iddvpp	Programming/Erase Current on VPP, High Voltage Programming	—	—	10	mA	
D112	VBE	VDD for Bulk Erase	2.7	—	V <sub>DD</sub> max.	V	
D113	VPEW	VDD for Write or Row Erase	Vdd min.	—	VDD max.	V	
D114	IPPPGM	Programming/Erase Current on VPP, Low Voltage Programming	_	1.0	—	mA	
D115	IDDPGM	Programming/Erase Current on VDD, High or Low Voltage Programming	—	5.0	—	mA	
		Data EEPROM Memory					
D116	ED	Byte Endurance	100K	—	—	E/W	-40°C to +85°C
D117	Vdrw	VDD for Read/Write	Vdd min.	_	VDD max.	V	
D118	TDEW	Erase/Write Cycle Time	—	4.0	5.0	ms	
D119	TRETD	Characteristic Retention	—	40	—	Year	Provided no other specifications are violated
D120	TREF	Number of Total Erase/Write Cycles before Refresh <sup>(2)</sup>	1M	10M	—	E/W	-40°C to +85°C
		Program Flash Memory					
D121	Ер	Cell Endurance	10K	—	—	E/W	-40°C to +85°C (Note 1)
D122	Vpr	VDD for Read	Vdd min.	—	VDD max.	V	
D123	Tiw	Self-timed Write Cycle Time	—	2	2.5	ms	
D124	TRETD	Characteristic Retention	-	40	—	Year	Provided no other specifications are violated

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Self-write and Block Erase.

2: Refer to Section 11.2 "Using the Data EEPROM" for a more detailed discussion on data EEPROM endurance.

**3:** Required only if single-supply programming is disabled.

4: The MPLAB ICD 2 does not support variable VPP output. Circuitry to limit the MPLAB ICD 2 VPP voltage must be placed between the MPLAB ICD 2 and target system when programming or debugging with the MPLAB ICD 2.

#### **30.6 Thermal Considerations**

		Conditions (unless otherwise stated) re $-40^{\circ}C \le TA \le +125^{\circ}C$			
Param No.	Sym.	Characteristic	Тур.	Units	Conditions
TH01	θJA	Thermal Resistance Junction to Ambient	89.3	°C/W	8-pin PDIP package
			149.5	°C/W	8-pin SOIC package
			56.7	°C/W	8-pin DFN 3X3mm package
			39.4	°C/W	8-pin UDFN 3X3mm package
			70.0	°C/W	14-pin PDIP package
			95.3	°C/W	14-pin SOIC package
			100	°C/W	14-pin TSSOP 4x4mm package
			45.7	°C/W	16-pin QFN 4X4mm package
			31.8	°C/W	16-pin UQFN 4X4mm package
TH02	θJC	Thermal Resistance Junction to Case	43.1	°C/W	8-pin PDIP package
			39.9	°C/W	8-pin SOIC package
			9.0	°C/W	8-pin DFN 3X3mm package
			40.3	°C/W	8-pin UDFN 3X3mm package
			32.0	°C/W	14-pin PDIP package
			31.0	°C/W	14-pin SOIC package
			24.4	°C/W	14-pin TSSOP 4x4mm package
			6.3	°C/W	16-pin QFN 4X4mm package
			24.4	°C/W	16-pin UQFN 4X4mm package
TH03	Тјмах	Maximum Junction Temperature	150	°C	
TH04	PD	Power Dissipation	_	W	PD = PINTERNAL + PI/O
TH05	PINTERNAL	Internal Power Dissipation		W	$PINTERNAL = IDD \times VDD^{(1)}$
TH06	Pi/o	I/O Power Dissipation	_	W	$PI/O = \Sigma (IOL * VOL) + \Sigma (IOH * (VDD - VOH))$
TH07	Pder	Derated Power	_	W	Pder = PDmax (Tj - Ta)/θja <sup>(2)</sup>

**Legend:** TBD = To Be Determined

**Note 1:** IDD is current to run the chip alone without driving any load on the output pins.

2: TA = Ambient Temperature. TJ = Junction Temperature.


### 30.7 Timing Parameter Symbology

The timing parameter symbols have been created with one of the following formats:


- 1. TppS2ppS
- 2. TppS

2. Tpp5		t	
Т			
F	Frequency	Т	Time
Lowerc	case letters (pp) and their meanings:		
рр			
сс	CCP1	OSC	OSC1
ck	CLKOUT	rd	RD
CS	CS	rw	RD or WR
di	SDIx	sc	SCKx
do	SDO	SS	SS
dt	Data in	tO	TOCKI
io	I/O PORT	t1	T1CKI
mc	MCLR	wr	WR
Upperc	ase letters and their meanings:	<u>.</u>	
S			
F	Fall	Р	Period
н	High	R	Rise
I	Invalid (High-impedance)	V	Valid
L	Low	Z	High-impedance

#### FIGURE 30-5: LOAD CONDITIONS



#### 30.8 AC Characteristics: PIC12(L)F1822/16(L)F1823-I/E



#### FIGURE 30-6: CLOCK TIMING

#### TABLE 30-1: CLOCK OSCILLATOR TIMING REQUIREMENTS

Standard Operating Conditions (unless otherwise stated)         Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$											
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions				
OS01	Fosc	External CLKIN Frequency <sup>(1)</sup>	DC	_	0.5	MHz	EC Oscillator mode (low)				
			DC		4	MHz	EC Oscillator mode (medium)				
			DC	_	32	MHz	EC Oscillator mode (high)				
		Oscillator Frequency <sup>(1)</sup>	_	32.768	—	kHz	LP Oscillator mode				
			0.1	_	4	MHz	XT Oscillator mode				
			1	_	4	MHz	HS Oscillator mode, VDD $\leq$ 2.7V				
			1	_	20	MHz	HS Oscillator mode, VDD > 2.7V				
			DC		4	MHz	RC Oscillator mode				
OS02	Tosc	External CLKIN Period <sup>(1)</sup>	27		×	μs	LP Oscillator mode				
			250	_	×	ns	XT Oscillator mode				
			50	_	×	ns	HS Oscillator mode				
			31.25	_	×	ns	EC Oscillator mode				
		Oscillator Period <sup>(1)</sup>	_	30.5	—	μs	LP Oscillator mode				
			250	_	10,000	ns	XT Oscillator mode				
			50	_	1,000	ns	HS Oscillator mode				
			250	_	—	ns	RC Oscillator mode				
OS03	TCY	Instruction Cycle Time <sup>(1)</sup>	200		DC	ns	Tcy = Fosc/4				
OS04*	TosH,	External CLKIN High,	2			μs	LP oscillator				
	TosL	External CLKIN Low	100	—	—	ns	XT oscillator				
			20	—	—	ns	HS oscillator				
OS05*	TosR,	External CLKIN Rise,	0	—	×	ns	LP oscillator				
	TosF	External CLKIN Fall	0	—	×	ns	XT oscillator				
			0	—	×	ns	HS oscillator				

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

#### TABLE 30-2: OSCILLATOR PARAMETERS

	ng Tempera	<b>ng Conditions (unless otherwise s</b> ature $-40^{\circ}C \le TA \le +125^{\circ}C$						
Param No.	Sym.	Characteristic	Freq. Tolerance	Min.	Тур†	Max.	Units	Conditions
OS08	HFosc	Internal Calibrated HFINTOSC	±2%	_	16.0	_	MHz	$0^{\circ}C \leq TA \leq \text{+}60^{\circ}C,  V\text{DD} \geq 2.5V$
		Frequency <sup>(2)</sup>	±3%	_	16.0	_	MHz	$60^\circ C \leq T A \leq \text{+}85^\circ C,  \text{VDD} \geq 2.5 \text{V}$
			±5%	_	16.0	_	MHz	$-40^\circ C \le T_A \le +125^\circ C$
OS08A	MFosc	Internal Calibrated MFINTOSC Frequency <sup>(2)</sup>	±2%	_	500	_	kHz	$0^{\circ}C \leq TA \leq \text{+}60^{\circ}C,  V\text{DD} \geq 2.5V$
			±3%	_	500	_	kHz	$60^\circ C \leq T A \leq +85^\circ C, \ V \text{DD} \geq 2.5 V$
			±5%	_	500	_	kHz	$-40^\circ C \le T A \le +125^\circ C$
OS09	LFosc	Internal LFINTOSC Frequency	±25%	_	31	_	kHz	$-40^\circ C \le T A \le +125^\circ C$
OS10*	TIOSC ST	HFINTOSC Wake-up from Sleep Start-up Time	_	_	3.2	8	μS	
		MFINTOSC Wake-up from Sleep Start-up Time	_	_	24	35	μS	

Standard Operating Conditions (unless otherwise stated)

These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not † tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min" values with an external clock applied to the OSC1 pin. When an external clock input is used, the "max" cycle time limit is "DC" (no clock) for all devices.

2: To ensure these oscillator frequency tolerances, VDD and VSS must be capacitively decoupled as close to the device as possible. 0.1  $\mu F$  and 0.01  $\mu F$  values in parallel are recommended.


3: By design.

#### **TABLE 30-3**: PLL CLOCK TIMING SPECIFICATIONS (VDD = 2.7V TO 5.5V)

Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
F10	Fosc	Oscillator Frequency Range	4		8	MHz	
F11	Fsys	On-Chip VCO System Frequency	16	_	32	MHz	
F12	TRC	PLL Start-up Time (Lock Time)	—		2	ms	
F13*	$\Delta \text{CLK}$	CLKOUT Stability (Jitter)	-0.25%	—	+0.25%	%	

These parameters are characterized but not tested.

† Data in "Typ" column is at 3V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.



#### TABLE 30-4: CLKOUT AND I/O TIMING PARAMETERS


		g Conditions (unless otherwise stated) ure $-40^{\circ}C \le TA \le +125^{\circ}C$					
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
OS11	TosH2ckL	Fosc↑ to CLKOUT↓ <sup>(1)</sup>	_	_	70	ns	VDD = 3.0-5.0V
OS12	TosH2ckH	Fosc↑ to CLKOUT↑ <sup>(1)</sup>	—	_	72	ns	VDD = 3.0-5.0V
OS13	TckL2ioV	CLKOUT↓ to Port out valid <sup>(1)</sup>	—	_	20	ns	
OS14	TioV2ckH	Port input valid before CLKOUT↑ <sup>(1)</sup>	Tosc + 200 ns	_	_	ns	
OS15	TosH2ioV	Fosc↑ (Q1 cycle) to Port out valid	—	50	70*	ns	VDD = 3.0-5.0V
OS16	TosH2iol	Fosc↑ (Q2 cycle) to Port input invalid (I/O in hold time)	50	_	_	ns	VDD = 3.0-5.0V
OS17	TioV2osH	Port input valid to Fosc↑ (Q2 cycle) (I/O in setup time)	20	_	_	ns	
OS18*	TioR	Port output rise time		40 15	72 32	ns	VDD = 1.8V VDD = 3.0-5.0V
OS19*	TioF	Port output fall time		28 15	55 30	ns	VDD = 1.8V VDD = 3.0-5.0V
OS20*	Tinp	INT pin input high or low time	25	_	—	ns	
OS21*	Tioc	Interrupt-on-change new input level time	25	_	_	ns	


\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated.

Note 1: Measurements are taken in RC mode where CLKOUT output is 4 x Tosc.

### FIGURE 30-8: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING





#### **TABLE 30-5**: **RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER** AND BROWN-OUT RESET PARAMETERS

Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
30	TMCL	MCLR Pulse Width (low)	2			μS	
31	TWDTLP	Watchdog Timer Time-out Period	12	16	20	ms	VDD = 3.3V-5V, 1:16 Prescaler used
32	Tost	Oscillator Start-up Timer Period <sup>(1),</sup> (2)		1024		Tosc	
33*	TPWRT	Power-up Timer Period, $\overline{PWRTE} = 0$	40	65	140	ms	
34*	Tioz	I/O high-impedance from MCLR Low or Watchdog Timer Reset		—	2.0	μS	
35	VBOR	Brown-out Reset Voltage	2.55 1.80	2.7 1.9	2.85 2.11	V	BORV= 0 BORV= 1
36*	VHYST	Brown-out Reset Hysteresis	20	35	75	mV	-40°C to +85°C
37*	TBORDC	Brown-out Reset DC Response Time	1	3	35	μS	$V \text{DD} \leq V \text{BOR}$


These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance † only and are not tested.

Note 1: By design, the oscillators start-up (OST) counts the first 1024 cycles, independent of frequency.

2: To ensure these voltage tolerances, VDD and VSS must be capacitively decoupled as close to the device as possible. 0.1  $\mu$ F and 0.01  $\mu$ F values in parallel are recommended.

#### **FIGURE 30-10:** TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS




#### TABLE 30-6: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Param No.	Sym.		Characteristic		Min.	Тур†	Max.	Units	Conditions
40*	Тт0Н	T0CKI High F	Pulse Width No Prescaler		0.5 Tcy + 20	_	_	ns	
				With Prescaler	10	—	_	ns	
41*	TT0L	T0CKI Low P	ulse Width	No Prescaler	0.5 Tcy + 20	—	_	ns	
				With Prescaler	10	—	_	ns	
42*	Тт0Р	T0CKI Period	l		Greater of: 20 or <u>Tcy + 40</u> N	—	_	ns	N = prescale value (2, 4,, 256)
45*	T⊤1H	T1CKI High	Synchronous, N	No Prescaler	0.5 Tcy + 20	—	_	ns	
		Time	Synchronous, with Prescaler		15	—	—	ns	
			Asynchronous		30	_		ns	
46*	TT1L	T1CKI Low	Synchronous, N	No Prescaler	0.5 Tcy + 20	—		ns	
		Time	Synchronous, v	vith Prescaler	15	—	_	ns	
			Asynchronous		30	—		ns	
47*	TT1P	T1CKI Input Period	Synchronous		Greater of: 30 or <u>Tcy + 40</u> N	—	_	ns	N = prescale value (1, 2, 4, 8)
			Asynchronous		60	—	_	ns	
48	F⊤1		ator Input Frequency Range abled by setting bit T1OSCEN)		32.4	32.768	33.1	kHz	
49*	TCKEZTMR1	Delay from E Increment	kternal Clock Edge to Timer		2 Tosc	—	7 Tosc	—	Timers in Sync mode

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

#### FIGURE 30-11: CAPTURE/COMPARE/PWM TIMINGS (CCP)



#### TABLE 30-7: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP)

	Standard Operating Conditions (unless otherwise stated)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$										
Param No.Sym.CharacteristicMin.Typ†Max.UnitsConditions											
CC01*	TccL	CCP Input Low Time	No Prescaler	0.5Tcy + 20	—	—	ns				
			With Prescaler	20	_	_	ns				
CC02*	TccH	CCP Input High Time	No Prescaler	0.5Tcy + 20	_	_	ns				
			With Prescaler	20			ns				
CC03*	TccP	CCP Input Period		<u>3Tcy + 40</u> N	—	—	ns	N = prescale value (1, 4 or 16)			

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

-

....

.

### TABLE 30-8: ANALOG-TO-DIGITAL CONVERTER (ADC) CHARACTERISTICS.(1, 2, 3)

Operati VDD = 3	•	nditions (unless otherwise stated) = 25°C					
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
AD01	NR	Resolution	—	_	10	bit	
AD02	EIL	Integral Error	_	—	±1.7	LSb	VREF = 3.0V
AD03	Edl	Differential Error	—	—	±1	LSb	No missing codes VREF = 3.0V
AD04	EOFF	Offset Error	_	—	±2.5	LSb	VREF = 3.0V
AD05	Egn	Gain Error	_	_	±2.0	LSb	VREF = 3.0V
AD06	VREF	Reference Voltage <sup>(4)</sup>	1.8		Vdd	V	VREF = (VREF+ minus VREF-)
AD07	VAIN	Full-Scale Range	Vss		VREF	V	
AD08	ZAIN	Recommended Impedance of Analog Voltage Source	_	—	10	kΩ	Can go higher if external 0.01µF capacitor is present on input pin.

These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not t tested

Note 1: Total Absolute Error includes integral, differential, offset and gain errors.

2: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

3: When ADC is off, it will not consume any current other than leakage current. The power-down current specification includes any such leakage from the ADC module.

4: ADC Reference Voltage (REF+) is the selected input, VREF+ pin, VDD pin or the FVR Buffer 1. When the FVR is selected as the reference input, the FVR Buffer 1 output selection must be 2.048V or 4.096V (ADFVR<1:0> = 1x).


#### **TABLE 30-9**: ADC CONVERSION REQUIREMENTS

Operating Conditions (unless otherwise stated) √DD = 3.0V, TA = 25°C										
Param No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions			
AD130*	Tad	A/D Clock Period	1.0	_	9.0	μS	Tosc-based			
		A/D Internal RC Oscillator Period	1.0	2.5	6.0	μS	ADCS<1:0> = 11 (ADRC mode)			
AD131	TCNV	Conversion Time (not including Acquisition Time) <sup>(1)</sup>	—	11	—	Tad	Set GO/DONE bit to conversion complete			
AD132*	TACQ	Acquisition Time	—	5.0	_	μS				


These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not t tested.

Note 1: The ADRES register may be read on the following TCY cycle.



#### FIGURE 30-13: PIC12(L)F1822/16(L)F1823 A/D CONVERSION TIMING (SLEEP MODE)



#### TABLE 30-10: COMPARATOR SPECIFICATIONS

•	Operating Conditions (unless otherwise stated) VDD = 3.0V, TA = 25°C										
Param No.	Sym.	Characteristics	Min.	Тур.	Max.	Units	Comments				
CM01	VIOFF	Input Offset Voltage		±7.5	±60	mV	Vıсм = V <sub>DD</sub> /2, High-Power mode				
CM02	VICM	Input Common Mode Voltage	0	—	Vdd	V					
CM03	CMRR	Common Mode Rejection Ratio	_	50	_	dB					
CM04A		Response Time Rising Edge	_	400	800	ns	High-Power mode				
CM04B	TRESP(1)	Response Time Falling Edge	_	200	400	ns	High-Power mode				
CM04C	TRESPY /	Response Time Rising Edge	_	1200	_	ns	Low-Power mode				
CM04D		Response Time Falling Edge	_	550	_	ns	Low-Power mode				
CM05	Тмс2о∨	Comparator Mode Change to Output Valid*	—	_	10	μS					
CM06	CHYSTER	Comparator Hysteresis <sup>(2)</sup>	_	45		mV	Hysteresis on				

\* These parameters are characterized but not tested.

**Note 1:** Response time measured with one comparator input at VDD/2, while the other input transitions from Vss to VDD.

2: Comparator Hysteresis is available when the CxHYS bit of the CMxCON0 register is enabled.


#### TABLE 30-11: DIGITAL-TO-ANALOG CONVERTER (DAC) SPECIFICATIONS

	Operating Conditions (unless otherwise stated) VDD = 3.0V, TA = 25°C										
Param No.	Sym.	Characteristics	Min.	Тур.	Max.	Units	Comments				
DAC01*	Clsb	Step Size	—	VDD/32	_	V					
DAC02*	CACC	Absolute Accuracy	—	—	± 1/2	LSb					
DAC03*	CR	Unit Resistor Value (R)	—	5K	_	Ω					
DAC04*	CST	Settling Time <sup>(1)</sup>		_	10	μS					

\* These parameters are characterized but not tested.

Note 1: Settling time measured while DACR<4:0> transitions from '0000' to '1111'.


#### FIGURE 30-14: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING



#### TABLE 30-12: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS


	Standard Operating Conditions (unless otherwise stated)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$										
Param. No.SymbolCharacteristicMin.Max.UnitsCondition											
US120	TCKH2DTV	SYNC XMIT (Master and Slave)	3.0-5.5V	_	80	ns					
		Clock high to data-out valid	1.8-5.5V		100	ns					
US121	TCKRF	Clock out rise time and fall time	3.0-5.5V	—	45	ns					
		(Master mode)	1.8-5.5V	—	50	ns					
US122	TDTRF	Data-out rise time and fall time	3.0-5.5V	—	45	ns					
			1.8-5.5V	—	50	ns					

#### FIGURE 30-15: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




#### TABLE 30-13: USART SYNCHRONOUS RECEIVE REQUIREMENTS


	<b>d Operating</b> og Temperat	g Conditions (unless otherwise stated) ure $-40^{\circ}C \le TA \le +125^{\circ}C$						
Param. No.SymbolCharacteristicMin.Max.UnitsConditions								
US125	TDTV2CKL	SYNC RCV (Master and Slave) Data-hold before CK $\downarrow$ (DT hold time)	10	_	ns			
US126	TCKL2DTL	Data-hold after CK $\downarrow$ (DT hold time)	15	—	ns			




#### FIGURE 30-16: SPI MASTER MODE TIMING (CKE = 0, SMP = 0)







#### FIGURE 30-19: SPI SLAVE MODE TIMING (CKE = 1)




Param No.	Symbol	Characteristic		Min.	Тур†	Max.	Units	Conditions
SP70*	TssL2scH, TssL2scL	$\overline{SSx}\downarrow$ to SCKx $\downarrow$ or SCKx $\uparrow$ input		2.25 TCY		—	ns	
SP71*	TscH	SCKx input high time (Slave mod	de)	Tcy + 20	_	_	ns	
SP72*	TscL	SCKx input low time (Slave mod	e)	Tcy + 20	_	_	ns	
SP73*	TDIV2scH, TDIV2scL	Setup time of SDIx data input to	SCKx edge	100		—	ns	
SP74*	TscH2diL, TscL2diL	Hold time of SDIx data input to S	CKx edge	100		—	ns	
SP75*	TDOR	SDO data output rise time	3.0-5.5V	—	10	25	ns	
			1.8-5.5V	—	25	50	ns	
SP76*	TDOF	SDOx data output fall time		_	10	25	ns	
SP77*	TssH2doZ	SSx↑ to SDOx output high-impe	dance	10	_	50	ns	
SP78*	TscR	SCKx output rise time	3.0-5.5V	_	10	25	ns	
		(Master mode)	1.8-5.5V	_	25	50	ns	
SP79*	TscF	SCKx output fall time (Master mo	ode)	_	10	25	ns	
SP80*	TscH2doV,	SDOx data output valid after	3.0-5.5V	_		50	ns	
	TscL2doV	SCKx edge	1.8-5.5V	—	_	145	ns	
SP81*	TDOV2scH, TDOV2scL	SDOx data output setup to SCKx edge		Тсу	_	_	ns	
SP82*	TssL2doV	SDOx data output valid after $\overline{SS}\downarrow$ edge		—		50	ns	
SP83*	TscH2ssH, TscL2ssH	SSx ↑ after SCKx edge		1.5Tcy + 40		—	ns	

### TABLE 30-14: SPI MODE REQUIREMENTS

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

### FIGURE 30-20: I<sup>2</sup>C<sup>™</sup> BUS START/STOP BITS TIMING



\*




TABLE 30-15: I<sup>2</sup>C<sup>™</sup> BUS START/STOP BITS REQUIREMENTS

Param No.	Symbol	Characteristic		Min.	Тур	Max.	Units	Conditions	
SP90*	TSU:STA	Start condition	100 kHz mode	4700	_	_	ns	Only relevant for Repeated	
		Setup time	400 kHz mode	600	_	—		Start condition	
SP91*	THD:STA	Start condition	100 kHz mode	4000	_	—	ns	After this period, the first	
		Hold time	400 kHz mode	600	_	—		clock pulse is generated	
SP92*	Tsu:sto	Stop condition	100 kHz mode	4700	_	—	ns		
		Setup time	400 kHz mode	600	_	—			
SP93	THD:STO	Stop condition	100 kHz mode	4000	_	—	ns		
		Hold time	400 kHz mode	600	_	—			

These parameters are characterized but not tested.

\*

Param. No.	Symbol	Characte	eristic	Min.	Max.	Units	Conditions
SP100*	Тнідн	Clock high time	100 kHz mode	4.0		μS	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6		μS	Device must operate at a minimum of 10 MHz
			SSPx module	1.5Tcy	_	—	
SP101*	TLOW	Clock low time	100 kHz mode	4.7		μS	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3		μS	Device must operate at a minimum of 10 MHz
			SSPx module	1.5Tcy	—	—	
SP102*	TR	SDAx and SCLx	100 kHz mode	—	1000	ns	
		rise time	400 kHz mode	20 + 0.1Св	300	ns	CB is specified to be from 10-400 pF
SP103*	TF	SDAx and SCLx fall	100 kHz mode	—	250	ns	
		time	400 kHz mode	20 + 0.1Св	250	ns	CB is specified to be from 10-400 pF
SP106*	THD:DAT	Data input hold time	100 kHz mode	0	_	ns	
			400 kHz mode	0	0.9	μs	
SP107*	TSU:DAT	Data input setup	100 kHz mode	250		ns	(Note 2)
		time	400 kHz mode	100	_	ns	
SP109*	ΤΑΑ	Output valid from	100 kHz mode	_	3500	ns	(Note 1)
		clock	400 kHz mode	_	_	ns	
SP110*	TBUF	Bus free time	100 kHz mode	4.7	_	μs	Time the bus must be free
			400 kHz mode	1.3	—	μS	before a new transmission can start
SP111	Св	Bus capacitive loadir	ng		400	pF	

\* These parameters are characterized but not tested.

**Note 1:** As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCLx to avoid unintended generation of Start or Stop conditions.


2: A Fast mode (400 kHz) I<sup>2</sup>C<sup>™</sup> bus device can be used in a Standard mode (100 kHz) I<sup>2</sup>C bus system, but the requirement TsU:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the low period of the SCLx signal. If such a device does stretch the low period of the SCLx signal, it must output the next data bit to the SDAx line TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I<sup>2</sup>C bus specification), before the SCLx line is released.

Param. No.	Symbol	Character	istic	Min.	Тур†	Max.	Units	Conditions
CS01	ISRC	Current Source	High	—	-8	_	μA	
			Medium	_	-1.5		μA	
			Low	_	-0.3	_	μΑ	
CS02	Isnk	Current Sink	High	—	7.5	_	μA	
			Medium	_	1.5	_	μΑ	
			Low	—	0.25	—	μA	
CS03	VСтн	Cap Threshold		—	0.8		mV	
CS04	VCTL	Cap Threshold		—	0.4	_	mV	
CS05	VCHYST	CAP HYSTERESIS	High	_	525	_	mV	
		(VCTH - VCTL)	Medium	—	375		mV	
			Low	—	300	_	mV	

### TABLE 30-17: CAP SENSE OSCILLATOR SPECIFICATIONS

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.





#### 30.9 High Temperature Operation

This section outlines the specifications for the following devices operating in the high temperature range between  $-40^{\circ}$ C and  $150^{\circ}$ C.<sup>(2)</sup>

- PIC12F1822<sup>(4)</sup>
- PIC16F1823<sup>(4)</sup>

When the value of any parameter is identical for both the 125°C Extended and the 150°C High Temp. temperature ranges, then that value will be found in the standard specification tables shown earlier in this chapter, under the fields listed for the 125°C Extended temperature range. If the value of any parameter is unique to the 150°C High Temp. temperature range, then it will be listed here, in this section of the data sheet.

If a Silicon Errata exists for the product and it lists a modification to the 125°C Extended temperature range value, one that is also shared at the 150°C High Temp. temperature range, then that modified value will apply to both temperature ranges.

- Note 1: Writes are <u>not allowed</u> for Flash program memory above 125°C.
  - 2: AEC-Q100 reliability testing for devices intended to operate at 150°C is 1,000 hours. Any design in which the total operating time from 125°C to 150°C will be greater than 1,000 hours is not warranted without prior written approval from Microchip Technology Inc.
  - **3:** The temperature range indicator in the catalog part number and device marking is "H" for -40°C to 150°C.

Example: PIC12F1822T-H/SN indicates the device is shipped in a Tape and Reel configuration, in the SOIC package, and is rated for operation from -40°C to 150°C.

- 4: The low voltage versions of these devices, PIC12LF1822 and PIC16LF1823, is not released for operation above +125°C.
- Errata Sheet DS80502 lists various mask revisions. 150°C operation applies only to revisions A9 and later.
- 6: The Capacitive Sensing module (CPS) should not be used in High Temperature devices. Function and its parametrics are not warranted.
- Only SOIC (SN or SL), TSSOP (ST), and DFN/QFN (MF or ML) packages will be offered, not PDIP or UQFN.

Parameter	Condition	Value
Max. Current: VDD	Source	15 mA
Max. Current: Vss	Sink	15 mA
Max. Current: Pin	Source	5 mA
Max. Current: Pin	Sink	5 mA
Max. Storage Temperature	—	-65°C to 155°C
Max. Junction Temperature	—	+155°C
Ambient Temperature under Bias	—	-40°C to +150°C

#### TABLE 30-18: ABSOLUTE MAXIMUM RATINGS

**Note:** Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure above maximum rating conditions for extended periods may affect device reliability.





FIGURE 30-24: HFINTOSC FREQUENCY ACCURACY OVER DEVICE VDD AND TEMPERATURE



#### TABLE 30-19: DC CHARACTERISTICS FOR PIC12F1822/16F1823-H (High Temp.)

PIC12F					Standard Operating Conditions: (unless otherwise stated) Operating Temperature: -40°C $\leq$ TA $\leq$ +150°C for High Temperature					
Param No.	Sym.	Characteristics	Min.	Тур.	Max.	Units	Condition			
D001	Vdd	Supply Voltage	2.5		5.5	V	Fosc ≤ 32 MHz <b>(Note 1)</b>			
D002*	Vdr	RAM Data Retention Voltage	2.1	_	5.5	V	Device in Sleep mode			
D003	VADFVR	Fixed Voltage Reference Voltage for ADC	-10		8	%	$\begin{array}{l} 1.024 \text{V}, \ \text{VDD} \geq 2.5 \text{V} \\ 2.048 \text{V}, \ \text{VDD} \geq 2.5 \text{V} \\ 4.096 \text{V}, \ \text{VDD} \geq 4.75 \text{V} \end{array}$			
D003A	VCDAFV R	Fixed Voltage Reference Voltage for ADC	-13		9	%	$\begin{array}{l} 1.024 \text{V}, \ \text{VDD} \geq 2.5 \text{V} \\ 2.048 \text{V}, \ \text{VDD} \geq 2.5 \text{V} \\ 4.096 \text{V}, \ \text{VDD} \geq 4.75 \text{V} \end{array}$			

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** PLL required for 32 MHz operation.

#### TABLE 30-20: MEMORY PROGRAMMING REQUIREMENTS FOR PIC12F1822/16F1823-H (High Temp.)

PIC12F	PIC12F1822/16F1823				Standard Operating Conditions: (unless otherwise stated) Operating Temperature: -40°C $\leq$ TA $\leq$ +150°C for High Temperature						
Param No.	Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions				
		Data EEPROM Memory									
D116	ED	Byte Endurance	50K	_	_	E/W	-40°C to +150°C				
D118	TDEW	Erase/Write Cycle Time	—	_	6.0	ms	-40°C to +150°C				
D119	TRETD	Data Retention	—	20	_	Years	≤ 50K Programming cycles				
		Program Flash Memory	Program Flash Memory								
D121	Ep	Cell Endurance	—	_	_	_	Programming the Flash memory above +125°C is not permitted				
D124	TRETD	Data Retention	—	20		Years					

#### TABLE 30-21: OSCILLATOR PARAMETERS FOR PIC12F1822/16F1823-H (High Temp.)

PIC12F	1822/16	-1823	Standard Operating Conditions: (unless otherwise stated) Operating Temperature: $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature							
Param No.	Sym.	Characteristic	Frequency Tolerance	Min.	Тур.	Max.	Units	Conditions		
OS08	HFosc	Int. Calibrated HFINTOSC Freq. <sup>(1)</sup>	±5%	1	16.0	_	MHz	$\begin{array}{l} -40^{\circ}C \leq TA \leq 125^{\circ}C \\ V\text{DD} \geq 2.5V \end{array}$		
			±10%		16.0	_	MHz	$\begin{array}{l} -40^{\circ}C \leq TA \leq 150^{\circ}C \\ V\text{DD} \geq 2.5V \end{array}$		
OS08A	MFosc	Int. Calibrated MFINTOSC Freq. <sup>(1)</sup>	±5%		500	—	kHz	$\begin{array}{l} -40^{\circ}C \leq TA \leq 125^{\circ}C \\ VDD \geq 2.5V \end{array}$		
			±10%		500	—	kHz	$\begin{array}{l} -40^{\circ}C \leq TA \leq 150^{\circ}C \\ V\text{DD} \geq 2.5V \end{array}$		
OS09	LFosc	Internal LFINTOSC Freq.	±35%		31	_	kHz	$\begin{array}{l} -40^{\circ}C \leq TA \leq 150^{\circ}C \\ V\text{DD} \geq 2.5V \end{array}$		

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: To ensure these oscillator frequency tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible. 0.1 μF and 0.01 μF values in parallel are recommended.

#### TABLE 30-22: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET PARAMETERS FOR PIC12F1822/16F1823-H (High Temp.)

PIC12F	1822/16	-1823	Standard Operating Conditions: (unless otherwise stated) Operating Temperature: -40°C $\leq$ TA $\leq$ +150°C for High Temperature						
Param No.	Sym.	Characteristic	Min.	Тур.	Max.	Units	Conditions		
31	Twdtlp	Low-Power Watchdog Timer Time-out Period (No Prescaler)	10	16	24	ms	V <sub>DD</sub> = 3.3V-5V 1:16 Prescaler used		
35	VBOR	Brown-out Reset Voltage <sup>(1)</sup>	2.50 —	2.70	2.90	V 	BORV = 0 BORV = 1		

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** To ensure these voltage tolerances, VDD and VSS must be capacitively decoupled as close to the device as possible. 0.1 μF and 0.01 μF values in parallel are recommended.

### TABLE 30-23: A/D CONVERTER (ADC) CHARACTERISTICS FOR PIC12F1822/16F1823-H (High Temp.)

				Standard Operating Conditions: (unless otherwise stated) Operating Temperature: $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature					
Param No.	Sym.	Characteristic	Min. Typ. Max. Units Conditions						
AD04	Eoff	Offset Error			3.5	LSB	No missing codes VREF = 3.0V		

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Total Absolute Error includes integral, differential, offset and gain errors.

2: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

3: ADC VREF is from external VREF, VDD pin or FVR, whichever is selected as reference input.

#### TABLE 30-24: COMPARATOR SPECIFICATIONS FOR PIC12F1822/16F1823-H (High Temp.)

PIC12F	1822/16		Standard Operating Conditions: (unless otherwise stated) Operating Temperature: $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature						
Param No.	Sym.	Characteristic	Min. Typ. Max. Units Conditions						
CM01	VIOFF	Input Offset Voltage	—	—	±70	mV	High-Power mode, VICM = VDD/2		

### TABLE 30-25: CAP SENSE OSCILLATOR SPECIFICATIONS FOR PIC12F1822/16F1823-H (High Temp.)

				Standard Operating Conditions: (unless otherwise stated) Operating Temperature: $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature					
Param No.	Sym.	Characteristic	Min. Typ. Max. Units Conditions						
All	All	All	—	—	—	—	This module is not intended for use in high temperature devices.		


### 31.0 DC AND AC CHARACTERISTICS GRAPHS AND CHARTS

The graphs and tables provided in this section are for design guidance and are not tested.

In some graphs or tables, the data presented are **outside specified operating range** (i.e., outside specified VDD range). This is for **information only** and devices are ensured to operate properly only within the specified range.

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "MAXIMUM", "Max.", "MINIMUM" or "Min." represents (mean +  $3\sigma$ ) or (mean -  $3\sigma$ ) respectively, where  $\sigma$  is a standard deviation, over each temperature range.







FIGURE 31-2: IDD, LP OSCILLATOR MODE (Fosc = 32 kHz), PIC12F1822 AND PIC16F1823 ONLY











FIGURE 31-3: IDD TYPICAL, XT AND EXTRC OSCILLATOR, PIC12LF1822 AND PIC16LF1823 ONLY














FIGURE 31-7: IDD, EC OSCILLATOR, LOW-POWER MODE (Fosc = 32 kHz), PIC12LF1822 AND PIC16LF1823 ONLY





FIGURE 31-8: IDD, EC OSCILLATOR, LOW-POWER MODE (Fosc = 32 kHz), PIC12F1822 AND PIC16F1823 ONLY








FIGURE 31-9: IDD, EC OSCILLATOR, LOW-POWER MODE (Fosc = 500 kHz), PIC12LF1822 AND PIC16LF1823 ONLY

FIGURE 31-10: IDD, EC OSCILLATOR, LOW-POWER MODE (Fosc = 500 kHz), PIC12F1822 AND PIC16F1823 ONLY











FIGURE 31-12: IDD MAXIMUM, EC OSCILLATOR, MEDIUM-POWER MODE, PIC12LF1822 AND PIC16LF1823 ONLY





**FIGURE 31-13:** IDD TYPICAL, EC OSCILLATOR, MEDIUM-POWER MODE,








FIGURE 31-15: IDD TYPICAL, EC OSCILLATOR, HIGH-POWER MODE,



2.4

2.6

2.8

VDD (V)

3.0


3.2

3.4

3.6

3.8


2.2



0.0 1.6


1.8


2.0





**FIGURE 31-17:** IDDTYPICAL, EC OSCILLATOR, HIGH-POWER MODE,


**FIGURE 31-18:** IDD MAXIMUM, EC OSCILLATOR, HIGH-POWER MODE, **PIC12F1822 AND PIC16F1823 ONLY** 


























FIGURE 31-24: IDD MAXIMUM, HFINTOSC MODE, PIC12LF1822 AND PIC16LF1823 ONLY











FIGURE 31-26: IDD MAXIMUM, HFINTOSC MODE, PIC12F1822 AND PIC16F1823 ONLY














FIGURE 31-30: IDD MAXIMUM, HS OSCILLATOR, PIC12F1822 AND PIC16F1823 ONLY





FIGURE 31-32: IPD BASE, LOW-POWER SLEEP MODE, PIC12F1822 AND PIC16F1823 ONLY








FIGURE 31-33: IPD, WATCHDOG TIMER (WDT), PIC12LF1822 AND PIC16LF1823 ONLY












FIGURE 31-36: IPD, FIXED VOLTAGE REFERENCE (FVR), PIC12F1822 AND PIC16F1823 ONLY






#### FIGURE 31-37: IPD, BROWN-OUT RESET (BOR), PIC12F1822 AND PIC16F1823 ONLY










FIGURE 31-41: IPD, COMPARATOR, LOW-POWER MODE (CxSP = 0), PIC12F1822 AND PIC16F1823 ONLY




FIGURE 31-42: IPD, COMPARATOR, NORMAL-POWER MODE (CxSP = 1), PIC12LF1822 AND PIC16LF1823 ONLY







FIGURE 31-43: IPD, COMPARATOR, NORMAL-POWER MODE (CxSP = 1), PIC12F1822 AND PIC16F1823 ONLY
































FIGURE 31-51: COMPARATOR RESPONSE TIME OVER TEMPERATURE, NORMAL-POWER MODE (CxSP = 1)





### 32.0 DEVELOPMENT SUPPORT

The PIC<sup>®</sup> microcontrollers (MCU) and dsPIC<sup>®</sup> digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB<sup>®</sup> X IDE Software
- Compilers/Assemblers/Linkers
  - MPLAB XC Compiler
  - MPASM<sup>™</sup> Assembler
  - MPLINK<sup>™</sup> Object Linker/ MPLIB<sup>™</sup> Object Librarian
  - MPLAB Assembler/Linker/Librarian for Various Device Families
- · Simulators
  - MPLAB X SIM Software Simulator
- · Emulators
  - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
  - MPLAB ICD 3
  - PICkit™ 3
- Device Programmers
- MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

#### 32.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows<sup>®</sup>, Linux and Mac  $OS^{®}$  X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- · Call graph window
- Project-Based Workspaces:
- Multiple projects
- Multiple tools
- Multiple configurations
- · Simultaneous debugging sessions

File History and Bug Tracking:

- · Local file history feature
- Built-in support for Bugzilla issue tracker

#### 32.2 MPLAB XC Compilers

The MPLAB XC Compilers are complete ANSI C compilers for all of Microchip's 8, 16, and 32-bit MCU and DSC devices. These compilers provide powerful integration capabilities, superior code optimization and ease of use. MPLAB XC Compilers run on Windows, Linux or MAC OS X.

For easy source level debugging, the compilers provide debug information that is optimized to the MPLAB X IDE.

The free MPLAB XC Compiler editions support all devices and commands, with no time or memory restrictions, and offer sufficient code optimization for most applications.

MPLAB XC Compilers include an assembler, linker and utilities. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. MPLAB XC Compiler uses the assembler to produce its object file. Notable features of the assembler include:

- Support for the entire device instruction set
- Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- MPLAB X IDE compatibility

#### 32.3 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code, and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB X IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multipurpose source files
- Directives that allow complete control over the assembly process

#### 32.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

#### 32.5 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB XC Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command-line interface
- · Rich directive set
- Flexible macro language
- · MPLAB X IDE compatibility

#### 32.6 MPLAB X SIM Software Simulator

The MPLAB X SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB X SIM Software Simulator fully supports symbolic debugging using the MPLAB XC Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

#### 32.7 MPLAB REAL ICE In-Circuit Emulator System

The MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs all 8, 16 and 32-bit MCU, and DSC devices with the easy-to-use, powerful graphical user interface of the MPLAB X IDE.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with in-circuit debugger systems (RJ-11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB X IDE. MPLAB REAL ICE offers significant advantages over competitive emulators including full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, logic probes, a ruggedized probe interface and long (up to three meters) interconnection cables.

#### 32.8 MPLAB ICD 3 In-Circuit Debugger System

The MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost-effective, high-speed hardware debugger/programmer for Microchip Flash DSC and MCU devices. It debugs and programs PIC Flash microcontrollers and dsPIC DSCs with the powerful, yet easy-to-use graphical user interface of the MPLAB IDE.

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a highspeed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

#### 32.9 PICkit 3 In-Circuit Debugger/ Programmer

The MPLAB PICkit 3 allows debugging and programming of PIC and dsPIC Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB IDE. The MPLAB PICkit 3 is connected to the design engineer's PC using a fullspeed USB interface and can be connected to the target via a Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the Reset line to implement in-circuit debugging and In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>).

#### 32.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages, and a modular, detachable socket assembly to support various package types. The ICSP cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices, and incorporates an MMC card for file storage and data applications.

#### 32.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM<sup>™</sup> and dsPICDEM<sup>™</sup> demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ<sup>®</sup> security ICs, CAN, IrDA<sup>®</sup>, PowerSmart battery management, SEEVAL<sup>®</sup> evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

#### 32.12 Third-Party Development Tools


Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent<sup>®</sup> and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika<sup>®</sup>


### 33.0 PACKAGING INFORMATION


### 33.1 Package Marking Information

8-Lead PDIP (300 mil)



8-Lead SOIC (3.90 mm)








Legen	d: XXX Y YY WW NNN (e3) *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC <sup>®</sup> designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.	
Note:	In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.		

© 2010-2015 Microchip Technology Inc.

#### 33.1 Package Marking Information (Continuation)

8-Lead DFN (3x3x0.9 mm) 8-Lead UDFN (3x3x0.5 mm)





Example


#### TABLE 33-1: 8-LEAD 3x3x0.9 DFN (MF) TOP MARKING

Part Number	Marking		
PIC12F1822T-E/MF	MFLO		
PIC12F1822T-I/MF	MFMO		
PIC12LF1822T-E/MF	MFPO		
PIC12LF1822T-I/MF	MFNO		

#### TABLE 33-2: 8-LEAD 3x3x0.5 UDFN (RF) TOP MARKING


Part Number	Marking		
PIC12F1822T-E/RF	DABO		
PIC12F1822T-I/RF	DAAO		
PIC12LF1822T-E/RF	DAHO		
PIC12LF1822T-I/RF	DAGO		


#### 33.1 Package Marking Information (Continuation)




Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC <sup>®</sup> designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.		
Note:	In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.			

#### 33.1 Package Marking Information (Continuation)








16-Lead QFN (4x4x0.9 mm) 16-Lead UQFN (4x4x0.5 mm)

Example




Legend:       XXX       Customer-specific information         Y       Year code (last digit of calendar year)         YY       Year code (last 2 digits of calendar year)         WW       Week code (week of January 1 is week '01')         NNN       Alphanumeric traceability code         (e3)       Pb-free JEDEC <sup>®</sup> designator for Matte Tin (Sn)         *       This package is Pb-free. The Pb-free JEDEC designate can be found on the outer packaging for this package.		Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC <sup>®</sup> designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3))	
Note:	In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.		

#### 33.2 Package Details


The following sections give the technical details of the packages.


#### 8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging













**END VIEW** 

Microchip Technology Drawing No. C04-018D Sheet 1 of 2

### 8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	INCHES			
Dimensior	MIN	NOM	MAX	
Number of Pins	Ν		8	
Pitch	е	.100 BSC		
Top to Seating Plane	Α	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.348	.365	.400
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	-	-	.430

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-018D Sheet 2 of 2

## 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-057C Sheet 1 of 2

# 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		N	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX		
Number of Pins	Ν		8			
Pitch	е		1.27 BSC			
Overall Height	Α	-	-	1.75		
Molded Package Thickness	A2	1.25	-	-		
Standoff §	A1	0.10	-	0.25		
Overall Width	Е	6.00 BSC				
Molded Package Width	E1	3.90 BSC				
Overall Length	D	4.90 BSC				
Chamfer (Optional)	h	0.25	-	0.50		
Foot Length	L	0.40	-	1.27		
Footprint	L1		1.04 REF			
Foot Angle	φ	0°	-	8°		
Lead Thickness	с	0.17	-	0.25		
Lead Width	b	0.31	-	0.51		
Mold Draft Angle Top	α	5°	-	15°		
Mold Draft Angle Bottom	β	5°	-	15°		

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-057C Sheet 2 of 2

# 8-Lead Plastic Small Outline (SN) – Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	E		1.27 BSC		
Contact Pad Spacing	С		5.40		
Contact Pad Width (X8)	X1			0.60	
Contact Pad Length (X8)	Y1			1.55	

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2057A

# 8-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-062C Sheet 1 of 2

# 8-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX		
Number of Pins	N		8			
Pitch	е		0.65 BSC			
Overall Height	A	0.80	0.90	1.00		
Standoff	A1	0.00	0.02	0.05		
Contact Thickness	A3	0.20 REF				
Overall Length	D	3.00 BSC				
Exposed Pad Width	E2	1.34	-	1.60		
Overall Width	E		3.00 BSC			
Exposed Pad Length	D2	1.60	-	2.40		
Contact Width	b	0.25	0.30	0.35		
Contact Length	L	0.20	0.30	0.55		
Contact-to-Exposed Pad	К	0.20	-	-		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package may have one or more exposed tie bars at ends.

3. Package is saw singulated


4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-062C Sheet 2 of 2

# 8-Lead Plastic Dual Flat, No Lead Package (MF) - 3x3x0.9mm Body [DFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



# RECOMMENDED LAND PATTERN

	Units		MILLIMETERS			
Dimensio	Dimension Limits		NOM	MAX		
Contact Pitch	E		0.65 BSC			
Optional Center Pad Width	W2	2.4				
Optional Center Pad Length	T2			1.55		
Contact Pad Spacing	C1		3.10			
Contact Pad Width (X8)	X1			0.35		
Contact Pad Length (X8)	Y1			0.65		
Distance Between Pads	G	0.30				

#### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2062B

# 8-Lead Ultra Thin Plastic Dual Flat, No Lead Package (RF) - 3x3x0.50 mm Body [UDFN]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-254A Sheet 1 of 2

# 8-Lead Ultra Thin Plastic Dual Flat, No Lead Package (RF) - 3x3x0.50 mm Body [UDFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	ſ	MILLIMETERS			
Dimensio	Dimension Limits		NOM	MAX		
Number of Terminals	Ν		8			
Pitch	е		0.65 BSC			
Overall Height	Α	0.45	0.50	0.55		
Standoff	A1	0.00	0.02	0.05		
Terminal Thickness	A3	0.065 REF				
Overall Width	E	3.00 BSC				
Exposed Pad Width	E2	1.40	1.50	1.60		
Overall Length	D		3.00 BSC			
Exposed Pad Length	D2	2.20	2.30	2.40		
Terminal Width	b	0.25	0.30	0.35		
Terminal Length	L	0.35	0.45	0.55		
Terminal-to-Exposed-Pad	K	0.20	-	-		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-254A Sheet 2 of 2

# 8-Lead Ultra Thin Plastic Dual Flat, No Lead Package (RF) - 3x3x0.50 mm Body [UDFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



# RECOMMENDED LAND PATTERN

Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	E		0.65 BSC		
Optional Center Pad Width	X2			1.60	
Optional Center Pad Length	Y2			2.40	
Contact Pad Spacing	С		2.90		
Contact Pad Width (X8)	X1			0.35	
Contact Pad Length (X8)	Y1			0.85	
Contact Pad to Contact Pad (X6)	G1	0.20			
Contact Pad to Center Pad (X8)	G2	0.30			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing C04-2254A

# 14-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

© 2010-2015 Microchip Technology Inc.

# 14-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimension	n Limits	MIN	NOM	MAX
Number of Pins	Ν		14	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	—
Shoulder to Shoulder Width	Е	.290	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.735	.750	.775
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.045	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	-	-	.430

Notes:

1. Pin 1 visual index feature may vary, but must be located with the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing C04-005B


# 14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging











VIEW A-A

Microchip Technology Drawing No. C04-065C Sheet 1 of 2

# 14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	Units	N	<b>ILLIMETER</b>	S
Dimension Lin	nits	MIN	NOM	MAX
Number of Pins	N		14	
Pitch	е		1.27 BSC	
Overall Height	A	-	-	1.75
Molded Package Thickness	A2	1.25	-	-
Standoff §	A1	0.10	-	0.25
Overall Width	E		6.00 BSC	
Molded Package Width	E1		3.90 BSC	
Overall Length	D		8.65 BSC	
Chamfer (Optional)	h	0.25	-	0.50
Foot Length	L	0.40	-	1.27
Footprint	L1		1.04 REF	
Lead Angle	Θ	0°	-	-
Foot Angle	$\varphi$	0°	-	8°
Lead Thickness	С	0.10	-	0.25
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°


#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
   REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-065C Sheet 2 of 2

# 14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



# RECOMMENDED LAND PATTERN

	Units		MILLIMETERS		
Dimension	Dimension Limits		NOM	MAX	
Contact Pitch	E	1.27 BSC			
Contact Pad Spacing	С		5.40		
Contact Pad Width	X			0.60	
Contact Pad Length	Y			1.50	
Distance Between Pads	Gx	0.67			
Distance Between Pads	G	3.90			

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2065A

# 14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging






Microchip Technology Drawing C04-087C Sheet 1 of 2

# 14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			S
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N		14	
Pitch	е		0.65 BSC	
Overall Height	Α	-	-	1.20
Molded Package Thickness	A2	0.80	1.00	1.05
Standoff	A1	0.05	-	0.15
Overall Width	E	6.40 BSC		
Molded Package Width	E1	4.30	4.40	4.50
Molded Package Length	D	4.90	5.00	5.10
Foot Length	L	0.45	0.60	0.75
Footprint	(L1)		1.00 REF	
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.09	-	0.20
Lead Width	b	0.19	-	0.30


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or
- protrusions shall not exceed 0.15mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-087C Sheet 2 of 2

# 14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



# **RECOMMENDED LAND PATTERN**

	Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX		
Contact Pitch	E	E 0.65 BSC				
Contact Pad Spacing	C1		5.90			
Contact Pad Width (X14)	X1			0.45		
Contact Pad Length (X14)	Y1			1.45		
Distance Between Pads	G	0.20				

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2087A

# 16-Lead Plastic Quad Flat, No Lead Package (ML) – 4x4x0.9 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
	Dimension Limits		NOM	MAX	
Number of Pins	N	N 16			
Pitch	е		0.65 BSC		
Overall Height	А	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3		0.20 REF		
Overall Width	E		4.00 BSC		
Exposed Pad Width	E2	2.50	2.65	2.80	
Overall Length	D		4.00 BSC		
Exposed Pad Length	D2	2.50	2.65	2.80	
Contact Width	b	0.25	0.30	0.35	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	К	0.20	-	-	

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-127B

# 16-Lead Plastic Quad Flat, No Lead Package (ML) - 4x4x0.9mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	E	0.65 BSC		-	
Optional Center Pad Width	W2			2.50	
Optional Center Pad Length	T2			2.50	
Contact Pad Spacing	C1		4.00		
Contact Pad Spacing	C2		4.00		
Contact Pad Width (X16)	X1			0.35	
Contact Pad Length (X16)	Y1			0.80	
Distance Between Pads	G	0.30			

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2127A

# 16-Lead Ultra Thin Plastic Quad Flat, No Lead Package (JQ) - 4x4x0.5 mm Body [UQFN]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-257A Sheet 1 of 2

# 16-Lead Ultra Thin Plastic Quad Flat, No Lead Package (JQ) - 4x4x0.5 mm Body [UQFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	Dimension Limits		NOM	MAX
Number of Pins	N	16		
Pitch	е	0.65 BSC		
Overall Height	Α	0.45	0.50	0.55
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3	0.127 REF		
Overall Width	E	4.00 BSC		
Exposed Pad Width	E2	2.50	2.60	2.70
Overall Length	D	4.00 BSC		
Exposed Pad Length	D2	2.50	2.60	2.70
Terminal Width	b	0.25	0.30	0.35
Terminal Length	L	0.30	0.40	0.50
Terminal-to-Exposed-Pad	К	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-257A Sheet 2 of 2

# 16-Lead Ultra Thin Plastic Quad Flat, No Lead Package (JQ) - 4x4x0.5 mm Body [UQFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



# RECOMMENDED LAND PATTERN

Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	E	E 0.65 BSC			
Optional Center Pad Width	X2			2.70	
Optional Center Pad Length	Y2			2.70	
Contact Pad Spacing	C1		4.00		
Contact Pad Spacing	C2		4.00		
Contact Pad Width (X16)	X1			0.35	
Contact Pad Length (X16)	Y1			0.80	

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2257A

# APPENDIX A: DATA SHEET REVISION HISTORY

# Revision A (03/2010)

Original release.

# **Revision B (10/2010)**

Added bits 4 and 5 to FVRCON; Revised Register 6-1; Added Note 1 to Register 8-1; Revised Section 12.0; Added Temperature Indicator Module section, renumbering sections; Revised Section 16.1.2; Added Note 4 to Register 16-1; Revised Equation 17-1; Revised bit 0 in Register 23-1; Added Section 24.1.6, Table 24-3, Section 24.2.6, Section 24.3.9, Section 24.4.8; Revised Section 24.4.3; Added Note 5 to Register 25-2; Revised Section 26.1.1.1; Revised MOVIW and MOVWI; Revised Section 30.0 Electrical Specifications.

# **Revision C (05/2012)**

Updated the Family Types table; Updated Figures 1, 2 and 3; Updated Table 3-3; Added section 5.5.3 Fail-Safe Condition Clearing; Replaced Figure 13-1; Replaced Equation 16-1; Updated Figure 17-1; Updated the Electrical Specifications section; Added charts to the DC and AC Characteristics Graphs section; Updated the Product Identification System section; Updated the Packaging Information section; Other minor corrections.

# Revision D (05/2014)

Updated with new 8-lead UDFN 3x3x0.5mm package. Updated with new 16-lead UQFN 4x4x0.5mm package.

Updated Product Identification System page and added new specifications for new packages.

Updated Equation 16-1. Updated Figures 5-7, 17-1, 18-1, 19-2, 19-3, 21-1, 27-1, 27-2, 30-4, 30-9. Updated Registers 8-3, 11-4, 12-11, 19-1, 24-2, 27-1, 27-2. Updated Sections 5.2.2.5, 16.1.2, 17.0, 18.1, 19.6, 21.6.2.3, 21.6.2.4, 24.4.3, 27.0, 27.1, 27.4, 30-5, 30-6, 33.1. Updated Tables 1-3, 3-3, 3-8, 7-5, 12-2, 12-3, 21-4, 24-2, 25-1, 25-3, 25-4, 26-1, 26-2, 26-7, 26-8, 26-9, 26-10, 27-1, 30-8, 30-9, 30-10, 30-11, 30-14, 30-17.

# **Revision E (4/2015)**

Added Section 30.9: High Temperature Operation in the Electrical Specifications section.

Updated Register 19-2.

# APPENDIX B: MIGRATING FROM OTHER PIC® DEVICES

This section provides comparisons when migrating from other similar PIC<sup>®</sup> devices to the PIC12(L)F1822/16(L)F1823 family of devices.

# B.1 PIC16F648A to PIC16(L)F1823

Feature	PIC16F648A	PIC16(L)F1823		
Max. Operating Speed	20 MHz	32 MHz		
Max. Program Memory (Words)	4K	4K		
Max. SRAM (Bytes)	256	384		
Max. EEPROM (Bytes)	256	256		
A/D Resolution	10-bit	10-bit		
Timers (8/16-bit)	2/1	4/1		
Brown-out Reset	Y	Y		
Internal Pull-ups	RB<7:0>	RA<5:0>, RA2		
Interrupt-on-change	RB<7:4>	RA<5:0>, Edge Selectable		
Comparator	2	2		
AUSART/EUSART	1/0	0/2		
Extended WDT	N	Y		
Software Control Option of WDT/BOR	N	Y		
INTOSC	48 kHz or	31 kHz -		
Frequencies	4 MHz	32 MHz		
Clock Switching	Y	Y		
Capacitive Sensing	N	Y		
CCP/ECCP	2/0	2/2		
Enhanced PIC16 CPU	Ν	Y		
MSSPx/SSPx	0	2/0		
Reference Clock	N	Y		
Data Signal Modulator	N	Y		
SR Latch	N	Y		
Voltage Reference	N	Y		
DAC	Y	Y		

# THE MICROCHIP WEB SITE

Microchip provides online support via our web site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

# CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

# **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://www.microchip.com/support

# PIC12(L)F1822/PIC16(L)F1823

# **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	<u>[X]</u> -	×	<u>/xx</u>	<u>xxx</u>	Exa	ampl	es:
Device	Tape and Reel Option	Temperature Range	Package	Pattern	a) b)	pac PIC	:12F1822 - I/MF 301 = Industrial temp., DFN kage, QTP pattern #301. :16F1823 - I/P = Industrial temp., PDIP kage.
Device:	PIC12F1822, I PIC16F1823, I				c)	PIC	:16F1823 - E/ST= Extended temp., TSSOP kage.
Tape and Reel Option:	Blank = standa T = Tape and F	ard packaging (tube Reel <sup>(1)</sup>	e or tray)				
Temperature Range:			ndustrial) Extended)				
Package: <sup>(2)</sup>	MF = Mic ML = Mic P = Pla: RF = Mic SL = SO SN = SO	ro Lead Frame (UI	FN)		Not	e 1: 2:	Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option. Small-form factor packaging options may be available. Please check
Pattern:	QTP, SQTP, C (blank otherwis	ode or Special Rec se)	quirements				www.microchip.com/packaging for small form-factor package availability, or contact your local Sales Office.