

PCM61P

Serial Input 18-Bit Monolithic Audio DIGITAL-TO-ANALOG CONVERTER


FEATURES

- 18-BIT MONOLITHIC AUDIO D/A CONVERTER
- LOW MAX THD + N: -92dB Without External Adjust
- 100% PIN COMPATIBLE WITH INDUSTRY STD 16-BIT PCM56P
- LOW GLITCH OUTPUT OF $\pm 3V$ OR $\pm 1mA$
- CAPABLE OF 8X OVERSAMPLING RATE IN V_{OUT} MODE
- COMPLETE WITH INTERNAL REFERENCE AND OUTPUT OP AMP
- RELIABLE PLASTIC 16-PIN DIP PACKAGE

DESCRIPTION

The PCM61P is an 18-bit totally pin compatible performance replacement for the popular 16-bit PCM56P. With the addition of two extra bits, lower max THD+N (-92dB; PCM61P-K) can be achieved in audio applications already using the PCM56P. The PCM61P is complete with internal reference and output op amp and requires no external parts to function as an 18-bit DAC. The PCM61P is capable of an 8-times oversampling rate (single channel) and meets all of its specifications without an external output deglitcher.

The PCM61P comes in a small, reliable 16-pin plastic DIP package that has passed operating life tests under simultaneous high temperature, high humidity and high pressure testing.



International Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706
Tel: (520) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

SPECIFICATIONS

ELECTRICAL

All specifications at 25°C, and +V_{CC} = +5V, unless otherwise noted.

PARAMETER	CONDITIONS	PCM61P-P, J-P, K			UNITS	
		MIN	TYP	MAX		
RESOLUTION				18	Bits	
DYNAMIC RANGE			108		dB	
DIGITAL INPUT Logic Family Logic Level: V _{IH} V _{IL} I _{IH} I _{IL} Data Format Input Clock Frequency	V _{IH} = +2.7V V _{IL} = +0.4V	TTL/CMOS Compatible +2.4 0 Serial BTC ⁽¹⁾			+V _L +0.8 +1 -50 16.9	V V μA μA MHz
DYNAMIC CHARACTERISTICS Total Harmonic Distortion + N ⁽²⁾ PCM61P f = 991Hz (0dB) ⁽³⁾ f = 991Hz (-20dB) f = 991Hz (-60dB) PCM61P-J f = 991Hz (0dB) f = 991Hz (-20dB) f = 991Hz (-60dB) PCM61P-K f = 991Hz (0dB) f = 991Hz (-20dB) f = 991Hz (-60dB)	Without MSB Adjustments f _S = 176.4kHz ⁽⁴⁾ f _S = 176.4kHz f _S = 176.4kHz f _S = 176.4kHz f _S = 176.4kHz f _S = 176.4kHz f _S = 176.4kHz f _S = 176.4kHz		-88 -74 -34 -94 -76 -36 -98 -80 -40	-82 -68 -28 -88 -74 -34 -92 -74 -34	dB dB dB dB dB dB dB dB dB	
IDLE CHANNEL SNR	20Hz to 20kHz at BPZ ⁽⁵⁾		112		dB	
TRANSFER CHARACTERISTICS ACCURACY Gain Error Bipolar Zero Error Differential Linearity Error Total Drift ⁽⁶⁾ Bipolar Zero Drift Warm-up Time	0°C to 70°C 0°C to 70°C		±2 ±30 ±0.001 ±25 ±4 1		%FSR mV %FSR ppm of FSR/°C ppm of FSR/°C Minute	
MONOTONICITY			16		Bits	
ANALOG OUTPUT Voltage: Output Range Output Current Output Impedance Current: Output Range Output Impedance	±30% ±30%		±2 0.1 ±1 1.2		V mA Ω mA kΩ	
SETTLING TIME Voltage: 6V Step 1 LSB Slew Rate Current: 1mA Step 1mA Step Glitch Energy	To ±0.006% of FSR 10Ω to 100Ω Load 1kΩ Load		1.5 1.0 12 250 350		μs μs V/μs ns ns	
POWER SUPPLY REQUIREMENTS⁽⁷⁾ ±V _{CC} Supply Voltage Supply Current: +I _{CC} +I _{CC} -I _{CC} -I _{CC} Power Dissipation	+V _{CC} = +5V +V _{CC} = +12V -V _{CC} = -5V -V _{CC} = -12V ±V _{CC} = ±5V ±V _{CC} = ±12V	±4.75	±5 +10 +12 -25 -27 175 475	±13.2 +17 -35 260	V mA mA mA mW mW	
TEMPERATURE RANGE Specification Operating Storage		0 -30 -60		+70 +70 +100	°C °C °C	

NOTES: (1) Binary Two's Complement coding. (2) Ratio of (Distortion_{RMS} + Noise_{RMS})/Signal_{RMS}. (3) D/A converter output frequency/signal level. (4) D/A converter sample frequency (4 x 44.1kHz; 4 times oversampling). (5) Bipolar zero, using A-weighted filter. (6) This is the combined drift error due to gain, offset, and linearity over temperature. (7) All positive and all negative supply pins must be tied together respectively.

PIN ASSIGNMENTS

PIN	FUNCTION	DESCRIPTION
1	$-V_S$	Analog Negative Supply
2	LOG COM	Logic Common
3	$+V_L$	Logic Positive Supply
4	NC	No Connection
5	CLK	Clock Input
6	LE	Latch Enable Input
7	DATA	Serial Data Input
8	$-V_L$	Logic Negative Supply
9	V_{OUT}	Voltage Output
10	RF	Feedback Resistance
11	SJ	Summing Junction
12	ANA COM	Analog Common
13	I_{OUT}	Current Output
14	MSB ADJ	MSB Adjustment Terminal
15	TRIM	MSB Trim-pot Terminal
16	$+V_S$	Analog Positive Supply

ABSOLUTE MAXIMUM RATINGS


DC Supply Voltages	± 16 VDC
Input Logic Voltage	-1 V to $V_S/+V_L$
Power Dissipation	850mW
Operating Temperature Range	-25°C to $+70^\circ\text{C}$
Storage Temperature Range	-60°C to $+100^\circ\text{C}$
Lead Temperature (soldering, 10s)	$+300^\circ\text{C}$

PACKAGE INFORMATION

MODEL	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾
PCM61P-P	16-Pin Plastic DIP	180
PCM61P-J	16-Pin Plastic DIP	180
PCM61P-K	16-Pin Plastic DIP	180

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

CONNECTION DIAGRAM



DIGITAL INPUT	ANALOG OUTPUT		
Binary Two's Complement (BTC)	DAC Output	Voltage (V) V_{OUT} Mode	Current (mA) I_{OUT} Mode
1FFFF Hex	+FS	-0.99999237	+2.99997711
00000 Hex	BPZ	0.00000000	0.00000000
3FFFF Hex	BPZ - 1LSB	+0.00000763	-0.00002289
20000 Hex	-FS	+1.00000000	-3.00000000

TABLE I. PCM61P Input/Output Relationships.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.




FIGURE 1. PCM61P Timing Diagram.




FIGURE 2. PCM61P Setup and Hold Timing Diagram.

MAXIMUM CLOCK RATE

The maximum clock rate of 16.9MHz for the PCM61P is derived by multiplying the standard audio sample rate of 44.1kHz times sixteen (16 x oversampling) times the standard audio word bit length of 24 ($44.1\text{kHz} \times 16 \times 24 = 16.9\text{MHz}$). Note that this clock rate accommodates a 24-bit word length, even though only 18 bits are actually being used.




FIGURE 3. MSB Adjust Circuit.

MSB ERROR ADJUSTMENT PROCEDURE (OPTIONAL)

The MSB error of the PCM61P can be adjusted to make the differential linearity error (DLE) at BPZ essentially zero. This is important when the signal output levels are very low, because zero crossing noise (DLE at BPZ) becomes very significant when compared to the small code changes occurring in the LSB portion of the converter.

To statically adjust DLE at BPZ, refer to the circuit shown in Figure 3 or the PCM61P connection diagram.

Differential linearity error at bipolar zero and THD are guaranteed to meet data sheet specifications without any external adjustment. However, a provision has been made for an optional adjustment of the MSB linearity point, which makes it possible to eliminate DLE error at BPZ. Two procedures are given to allow either static or dynamic adjustment. The dynamic procedure is preferred because of the difficulty associated with the static method (accurately measuring 16-bit LSB steps).

After allowing ample warm-up time (5-10 minutes) to assure stable operation of the PCM61P, select input code 3FFFF hexadecimal (all bits on except the MSB). Measure the output voltage using a 6-1/2 digit voltmeter and record it. Change the digital input code to 00000 hexadecimal (all bits off except the MSB). Adjust the 100kΩ potentiometer to make the output read $22.9\mu\text{V}$ more than the voltage reading of the previous code (a 1LSB step = $22.9\mu\text{V}$). A much simpler method is to dynamically adjust the DLE at BPZ. Assuming the device has been installed in a digital audio application circuit, send the appropriate digital input to produce a -60dB level sinusoidal output, then adjust the 100kΩ potentiometer until a minimum level of distortion is observed.