



INA115

Precision INSTRUMENTATION AMPLIFIER

FEATURES

- LOW OFFSET VOLTAGE: 50µV max
- LOW DRIFT: 0.25μV/°C max
- LOW INPUT BIAS CURRENT: 2nA max
- HIGH COMMON-MODE REJECTION: 115dB min
- INPUT OVER-VOLTAGE PROTECTION: $\pm 40V$
- WIDE SUPPLY RANGE: ±2.25 TO ±18V
- LOW QUIESCENT CURRENT: 3mA max
- SOL-16 SURFACE-MOUNT PACKAGE

APPLICATIONS

- SWITCHED-GAIN AMPLIFIER
- BRIDGE AMPLIFIER
- THERMOCOUPLE AMPLIFIER
- RTD SENSOR AMPLIFIER
- MEDICAL INSTRUMENTATION
- DATA ACQUISITION


DESCRIPTION

The INA115 is a low cost, general purpose instrumentation amplifier offering excellent accuracy. Its versatile three-op amp design and small size make it ideal for a wide range of applications. Similar to the model INA114, the INA115 provides additional connections to the input op amps, A_1 and A_2 , which improve gain accuracy in high gains and are useful in forming switched-gain amplifiers.

A single external resistor sets any gain from 1 to 10,000. Internal input protection can withstand up to $\pm 40V$ without damage.

The INA115 is laser trimmed for very low offset voltage (50μ V), drift (0.25μ V/°C) and high commonmode rejection (115dB at G=1000). It operates with power supplies as low as ±2.25V, allowing use in battery operated and single 5V supply systems. Quiescent current is 3mA maximum.

The INA115 is available in the SOL-16 surface-mount package, specified for the -40 °C to +85 °C temperature range.



International Airport Industrial Park • Mailing Address: PO Box 11400 Tel: (520) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Tucson, AZ 85734
 Street Address: 6730 S. Tucson Blvd.
 Tucson, AZ 85706
Telex: 066-6491
 FAX: (520) 889-1510
 Immediate Product Info: (800) 548-6132

SPECIFICATIONS

ELECTRICAL

At T_{A} = +25°C, V_{S} = ±15V, R_{L} = 2k Ω unless otherwise noted.

		INA115BU			INA115AU			
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT								
Offset Voltage, RTI								
Initial	T _A = +25°C		±10 + 20/G	±50 + 100/G		±25 + 30/G	±125 + 500/G	μV
vs Temperature	$T_A = T_{MIN}$ to T_{MAX} $V_S = \pm 2.25V$ to $\pm 18V$		±0.1 + 0.5/G	±0.25 + 5/G		±0.25 + 5/G	±1 + 10/G	μV/°C
vs Power Supply	$V_{S} = \pm 2.25V \text{ to } \pm 18V$		0.5 + 2/G	3 + 10/G		*	*	μV/V
Long-Term Stability			±0.2 + 0.5/G			*		μV/mo
Impedance, Differential			10 ¹⁰ 6			*		Ω∥pF
Common-Mode			10 ¹⁰ 6			, +		Ω∥pF
Input Common-Mode Range		±11	±13.5	±40			*	V V
Safe Input Voltage Common-Mode Rejection	$V_{-} = \pm 10V_{-} A B_{-} = 1kO_{-}$			±40				v
	$V_{CM} = \pm 10V, \Delta R_S = 1k\Omega$ G = 1	80	96		75	90		dB
	G = 10	96	115		90	106		dB
	G = 100	110	120		106	110		dB
	G = 1000	115	120		106	110		dB
BIAS CURRENT		-	±0.5	<u>±2</u>		*	±5	nA
vs Temperature			±8			*		pA/∘C
OFFSET CURRENT			±0.5	±2		*	±5	nA
vs Temperature			±8			*		pA/°C
NOISE VOLTAGE, RTI	$G = 1000, R_S = 0\Omega$							N //
f = 10Hz			15			*		nV/√Hz
f = 100Hz			11			*		nV/√Hz nV/√Hz
f = 1kHz f _B = 0.1Hz to 10Hz			11 0.4			*		nv/∿Hz μVp-p
Noise Current			0.4					μνρ-ρ
f=10Hz			0.4			*		pA/√Hz
f=1kHz			0.2			*		pA/√Hz
$f_B = 0.1Hz$ to 10Hz			18			*		pAp-p
GAIN								
Gain Equation			1 + (50kΩ/R _G)			*		V/V
Range of Gain		1		10000	*		*	V/V
Gain Error	G = 1		±0.01	±0.05		*	*	%
	G = 10		±0.02	±0.4		*	±0.5	%
	G = 100 G = 1000		±0.05 ±0.5	±0.5 ±1		*	±0.7 ±2	% %
Gain vs Temperature	G = 1000		±2	±10		*	±10	ppm/°C
$50k\Omega$ Resistance ⁽¹⁾	0 = 1		±25	±100		*	*	ppm/°C
Nonlinearity	G = 1		±0.0001	±0.001		*	±0.002	% of FSR
	G = 10		±0.0005	±0.002		*	±0.004	% of FSR
	G = 100		±0.0005	±0.002		*	±0.004	% of FSR
	G = 1000		±0.002	±0.01		*	±0.02	% of FSR
OUTPUT ⁽²⁾								
Voltage	$I_0 = 5mA$, T_{MIN} to T_{MAX}	±13.5	±13.7		*	*		V
	$V_{\rm S} = \pm 11.4 \text{V}, \text{R}_{\rm L} = 2 \text{k} \Omega$	±10	±10.5		*	*		V V
Load Capacitance Stability	$V_{S} = \pm 2.25 V, R_{L} = 2k\Omega$	±1	±1.5 1000			*		pF
Short Circuit Current			+20/-15			*		mA
FREQUENCY RESPONSE								
Bandwidth, –3dB	G = 1		1			*		MHz
	G = 10		100			*		kHz
	G = 100		10			*		kHz
	G = 1000		1			*		kHz
Slew Rate	$V_0 = \pm 10V, G = 10$	0.3	0.6		*	*		V/μs
Settling Time, 0.01%	G = 1		18			*		μs
	G = 10 G = 100		20 120			*		μs
	G = 100 G = 1000		1100			*		μs μs
Overload Recovery	50% Overdrive		20			*		μs μs
POWER SUPPLY								
Voltage Range		±2.25	±15	±18	*	*	*	V
Current	$V_{IN} = 0V$		±2.2	±3		*	*	mA
TEMPERATURE RANGE								
Specification		-40		+85	*		*	°C
Operating		-40		+125	*		*	°C
θ_{JA}	1		80			1 .	1	°C/W


* Specification same as INA115BU.

NOTE: (1) Temperature coefficient of the "50k Ω " term in the gain equation. (2) Output specifications are for output amplifier, A₃. A₁ and A₂ provide the same output voltage swing but have less output current drive. A₁ and A₂ can drive external loads of 25k Ω || 200pF.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



PIN CONFIGURATIONS



PACKAGE INFORMATION

MODEL	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾	
INA115AU	SOL-16 Surface-Mount	211	
INA115BU	SOL-16 Surface-Mount	211	

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.


ABSOLUTE MAXIMUM RATINGS

Supply Voltage Input Voltage Range Output Short-Circuit (to ground) Operating Temperature Storage Temperature Junction Temperature	±40V Continuous 40°C to +125°C 40°C to +125°C +150°C
Lead Temperature (soldering, 10s)	

ORDERING INFORMATION

MODEL	PACKAGE	TEMPERATURE RANGE
INA115AU	SOL-16 Surface-Mount	–40°C to +85°C
INA115BU	SOL-16 Surface-Mount	–40°C to +85°C

DICE INFORMATION



INA115 DIE TOPOGRAPHY

		_	
PAD	FUNCTION	PAD	FUNCTION
1	V ₀₁	8	Ref
2	Gain Sense ₁	9	Vo
3	R _G	10	Feedback
4	V ⁻ IN	11	V+
5	V ⁺ IN	12	R _G
6	V-	13	Gain Sense ₂
7	V ₀₂		

Substrate Bias: Internally connected to V- power supply.


MECHANICAL INFORMATION


	MILS (0.001")	MILLIMETERS
Die Size	141 x 120 ±5	3.58 x 3.05 ±0.13
Die Thickness	20 ±3	0.51 ±0.08
Min. Pad Size	4 x 4	0.10 x 0.10
Backing		Gold




TYPICAL PERFORMANCE CURVES


At $T_A = +25^{\circ}C$, $V_S = \pm 15V$, unless otherwise noted.







INPUT COMMON-MODE VOLTAGE RANGE vs OUTPUT VOLTAGE 15 Limited by A1 Limited by A Output Swing Output Swing 10 Common-Mode Voltage (V) V_{D/2} Į 5 $V_{D/2}$ 튜 0 Ī V_{CM} (Any Gain) A₃ – Output A₃ + Output 🟒 -5 Swing Limit Swing Limit Limited by A2 Limited by A -10 Output Swing Output Swing -15 5 -15 -10 -5 0 10 15 Output Voltage (V)













1k


TYPICAL PERFORMANCE CURVES (CONT)


At $T_A = +25^{\circ}C$, $V_S = \pm 15V$, unless otherwise noted.






INPUT BIAS AND INPUT OFFSET CURRENT vs TEMPERATURE 2 Input Bias and Input Offset Current (nA) 1 ±l_B 0 T_{os} -1 -2 60 85 -40 -15 10 35 Temperature (°C)









Frequency (Hz)





TYPICAL PERFORMANCE CURVES (CONT)


At $T_{_A}\text{=}$ +25°C, $V_{_S}\text{=}$ ±15V, unless otherwise noted.



















TYPICAL PERFORMANCE CURVES (CONT)

At T_A = +25°C, V_S = \pm 15V, unless otherwise noted.







LARGE SIGNAL RESPONSE, G = 1000



SMALL SIGNAL RESPONSE, G = 1000



INPUT-REFERRED NOISE, 0.1 to 10Hz



1 s/div



APPLICATION INFORMATION

Figure 1 shows the basic connections required for operation of the INA115. Applications with noisy or high impedance power supplies may require decoupling capacitors close to the device pins as shown.

The output is referred to the output reference (Ref) terminal which is normally grounded. This must be a low-impedance connection to assure good common-mode rejection. A resistance of 5 Ω in series with the Ref pin will cause a typical device to degrade to approximately 80dB CMR (G=1).

The INA115 has a separate output sense feedback connection (pin 12). Pin 12 must be connected (normally to the output terminal, pin 11) for proper operation. The output sense connection can be used to sense the output voltage directly at the load for best accuracy.

SETTING THE GAIN

Gain of the INA115 is set by connecting a single external resistor, R_{c} :

$$G = 1 + \frac{50 \text{ k}\Omega}{R_{G}} \tag{1}$$

Commonly used gains and resistor values are shown in Figure 1.

For G=1, no resistor is required, but connect pins 2-3 and connect pins 14-15. Gain peaking in G=1 can be reduced by shorting the internal $25k\Omega$ feedback resistors (see typical performance curve Gain vs Frequency). To do this, connect pins 1-2-3 and connect pins 8-14-15.

The 50k Ω term in equation 1 comes from the sum of the two internal feedback resistors. These are on-chip metal film resistors which are laser trimmed to accurate absolute values. The accuracy and temperature coefficient of these resistors are included in the gain accuracy and drift specifications of the INA115.

The stability and temperature drift of the external gain setting resistor, R_{g} , also affects gain. R_{g} 's contribution to gain error and drift can be directly inferred from the gain equation (1). Low resistor values required for high gain can make wiring resistance important. The "force and sense" type connections illustrated in Figure 1 help reduce the effect of interconnection resistance.




FIGURE 1. Basic Connections.



SWITCHED GAIN

Figure 2 shows a circuit for digital selection of four gains. Multiplexer "on" resistance does not significantly affect gain. The resistor values required for some commonly used gain steps are shown. This circuit uses the internal $25k\Omega$ feedback resistors, so the resistor values shown cannot be scaled to a different impedance level.

Figure 3 shows an alternative switchable gain configuration. This circuit does not use the internal $25k\Omega$ feedback resistors, so the nominal values shown can be scaled to other impedance levels. This circuit is ideal for use with a precision resistor network to achieve excellent gain accuracy and lowest gain drift.

NOISE PERFORMANCE

The INA115 provides very low noise in most applications. For differential source impedances less than $1k\Omega$, the INA103 may provide lower noise. For source impedances greater than $50k\Omega$, the INA111 FET-Input Instrumentation Amplifier may provide lower noise.

Low frequency noise of the INA115 is approximately 0.4μ Vp-p measured from 0.1 to 10Hz. This is approximately one-tenth the noise of "low noise" chopper-stabilized amplifiers.

OFFSET TRIMMING

The INA115 is laser trimmed for very low offset voltage and drift. Most applications require no external offset adjustment. Figure 4 shows an optional circuit for trimming the output offset voltage. The voltage applied to Ref terminal is summed at the output. Low impedance must be maintained at this node to assure good common-mode rejection. This is achieved by buffering the trim voltage with an op amp as shown.

INPUT BIAS CURRENT RETURN PATH

The input impedance of the INA115 is extremely high approximately $10^{10}\Omega$. However, a path must be provided for the input bias current of both inputs. This input bias current is typically less than ± 1 nA (it can be either polarity due to cancellation circuitry). High input impedance means that this input bias current changes very little with varying input voltage.

Input circuitry must provide a path for this input bias current if the INA115 is to operate properly. Figure 5 shows various provisions for an input bias current path. Without a bias current return path, the inputs will float to a potential which exceeds the common-mode range of the INA115 and the input amplifiers will saturate. If the differential source resistance is low, a bias current return path can be connected to one input (see thermocouple example in Figure 5). With higher source impedance, using two resistors provides a balanced input with possible advantages of lower input offset voltage due bias current and better common-mode rejection.




FIGURE 2. Switched-Gain Instrumentation Amplifier (minimum components).






FIGURE 3. Switched-Gain Instrumentation Amplifier (improved gain drift).




FIGURE 4. Optional Trimming of Output Offset Voltage.




FIGURE 5. Providing an Input Common-Mode Current Path.



INPUT COMMON-MODE RANGE

The linear common-mode range of the input op amps of the INA115 is approximately $\pm 13.75V$ (or 1.25V from the power supplies). As the output voltage increases, however, the linear input range will be limited by the output voltage swing of the input amplifiers, A_1 and A_2 . The common-mode range is related to the output voltage of the complete amplifier—see performance curve "Input Common-Mode Range vs Output Voltage."

A combination of common-mode and differential input signals can cause the output of A_1 or A_2 to saturate. Figure 6 shows the output voltage swing of A_1 and A_2 expressed in terms of a common-mode and differential input voltages. Output swing capability of the input amplifiers, A_1 and A_2 is the same as the output amplifier, A_3 . For applications where input common-mode range must be maximized, limit the output voltage swing by connecting the INA115 in a lower gain (see performance curve "Input Common-Mode Voltage Range vs Output Voltage"). If necessary, add gain after the INA115 to increase the voltage swing.

Input-overload often produces an output voltage that appears normal. For example, an input voltage of +20V on one input and +40V on the other input will obviously exceed the linear

common-mode range of both input amplifiers. Since both input amplifiers are saturated to the nearly the same output voltage limit, the difference voltage measured by the output amplifier will be near zero. The output of the INA115 will be near 0V even though both inputs are overloaded.

INPUT PROTECTION

The inputs of the INA115 are individually protected for voltages up to ± 40 V. For example, a condition of -40V on one input and +40V on the other input will not cause damage. Internal circuitry on each input provides low series impedance under normal signal conditions. To provide equivalent protection, series input resistors would contribute excessive noise. If the input is overloaded, the protection circuitry limits the input current to a safe value (approximately 1.5mA). The typical performance curve "Input Bias Current vs Common-Mode Input Voltage" shows this input current limit behavior. The inputs are protected even if the power supply voltage is zero.

OTHER APPLICATIONS

See the INA114 data sheet for other applications circuits of general interest.




FIGURE 6. Volage Swing of A_1 and A_2 .




FIGURE 7. ECG Amplifier with Right Leg Drive.

