





# Precision INSTRUMENTATION AMPLIFIER

## **FEATURES**

- LOW OFFSET VOLTAGE: 50µV max
- LOW DRIFT: 0.25μV/°C max
- LOW INPUT BIAS CURRENT: 2nA max
- HIGH COMMON-MODE REJECTION: 115dB min
- INPUT OVER-VOLTAGE PROTECTION: ±40V
- WIDE SUPPLY RANGE: ±2.25 to ±18V
- LOW QUIESCENT CURRENT: 3mA max
- 8-PIN PLASTIC AND CERAMIC DIP, SOL-16

## **APPLICATIONS**

- BRIDGE AMPLIFIER
- THERMOCOUPLE AMPLIFIER
- RTD SENSOR AMPLIFIER
- MEDICAL INSTRUMENTATION
- DATA ACQUISITION


## DESCRIPTION

The INA114 is a low cost, general purpose instrumentation amplifier offering excellent accuracy. Its versatile 3-op amp design and small size make it ideal for a wide range of applications.

A single external resistor sets any gain from 1 to 10,000. Internal input protection can withstand up to  $\pm 40V$  without damage.

The INA114 is laser trimmed for very low offset voltage (50 $\mu$ V), drift (0.25 $\mu$ V/°C) and high common-mode rejection (115dB at G = 1000). It operates with power supplies as low as  $\pm 2.25$ V, allowing use in battery operated and single 5V supply systems. Quiescent current is 3mA maximum.

The INA114 is available in 8-pin plastic and ceramic DIPs, and SOL-16 surface-mount packages, specified for the -40°C to +85°C temperature range.



International Airport Industrial Park

• Mailing Address: PO Box 11400

• Tucson, AZ 85734

• Street Address: 6730 S. Tucson Blvd.

• Tucson, AZ 85706

Tel: (520) 746-1111

• Tucson, AZ 85706

• Tucson, AZ 85706

• FAX: (520) 889-1510

• Immediate Product Info: (800) 548-6132

## **SPECIFICATIONS**

## **ELECTRICAL**

At  $T_A$  = +25°C,  $V_S$  = ±15V,  $R_L$  = 2k $\Omega$  unless otherwise noted.

		INA114BP, BG, BU		INA114AP, AG, AU				
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT Offset Voltage, RTI Initial vs Temperature vs Power Supply Long-Term Stability Impedance, Differential Common-Mode Input Common-Mode Range	$T_A = +25^{\circ}C$ $T_A = T_{MIN} \text{ to } T_{MAX}$ $V_S = \pm 2.25 \text{V to } \pm 18 \text{V}$	±11	±10 + 20/G ±0.1 + 0.5/G 0.5 + 2/G ±0.2 + 0.5/G 10 <sup>10</sup>    6 10 <sup>10</sup>    6 ±13.5	±50 + 100/G ±0.25 + 5/G 3 + 10/G		±25 + 30/G ±0.25 + 5/G * * * * *	±125 + 500/G ±1 + 10/G *	μV μV/°C μV/V μV/mo Ω    pF Ω    pF
Safe Input Voltage Common-Mode Rejection	$V_{CM} = \pm 10V, \Delta R_{S} = 1k\Omega$ $G = 1$ $G = 10$ $G = 100$	80 96 110	96 115 120	±40	75 90 106	90 106 110	*	V dB dB dB
BIAS CURRENT	G = 1000	115	120 ±0.5	±2	106	110	±5	dB nA
vs Temperature			±8			*		pA/°C
OFFSET CURRENT vs Temperature			±0.5 ±8	±2		*	±5	nA pA/°C
NOISE VOLTAGE, RTI f = 10Hz f = 100Hz f = 10Hz f = 10Hz f = 10Hz to 10Hz Noise Current	$G = 1000, R_S = 0\Omega$		15 11 11 0.4			* * *		nV/√ <u>Hz</u> nV/√ <u>Hz</u> nV/√Hz μVp-p
f=10Hz f=1kHz f=1kHz f <sub>B</sub> = 0.1Hz to 10Hz			0.4 0.2 18			* *		pA/√Hz pA/√Hz pAp-p
GAIN Gain Equation Range of Gain Gain Error  Gain vs Temperature 50kΩ Resistance(1) Nonlinearity	G = 1 G = 10 G = 100 G = 1000 G = 1 G = 1 G = 10 G = 100 G = 1000	1	$\begin{array}{c} 1 + (50 k\Omega/R_G) \\ \pm 0.01 \\ \pm 0.02 \\ \pm 0.05 \\ \pm 0.5 \\ \pm 2 \\ \pm 25 \\ \pm 0.0001 \\ \pm 0.0005 \\ \pm 0.002 \end{array}$	10000 ±0.05 ±0.4 ±0.5 ±1 ±10 ±100 ±0.001 ±0.002 ±0.002 ±0.01	٠	* * * * * * * * * * * * * * * * * * * *	* ±0.5 ±0.7 ±2 ±10 * ±0.002 ±0.004 ±0.004	V/V V/V % % % % ppm/°C ppm/°C % of FSR % of FSR % of FSR % of FSR
OUTPUT Voltage  Load Capacitance Stability Short Circuit Current	$\begin{split} I_O &= 5 \text{mA, T}_{\text{MIN}} \text{ to T}_{\text{MAX}} \\ V_S &= \pm 11.4 \text{V, R}_L = 2 \text{k}\Omega \\ V_S &= \pm 2.25 \text{V, R}_L = 2 \text{k}\Omega \end{split}$	±13.5 ±10 ±1	±13.7 ±10.5 ±1.5 1000 +20/-15		* *	* * * *		V V V pF mA
FREQUENCY RESPONSE Bandwidth, –3dB  Slew Rate Settling Time, 0.01%  Overload Recovery	G = 1 G = 10 G = 100 G = 1000 $V_0 = \pm 10V, G = 10$ G = 1 G = 10 G = 100 G = 1000 G = 1000 G = 1000	0.3	1 100 10 1 0.6 18 20 120 1100 20		*			MHz kHz kHz kHz V/µs µs µs µs µs
POWER SUPPLY Voltage Range Current	V <sub>IN</sub> = 0V	±2.25	±15 ±2.2	±18 ±3	*	*	*	V mA
$ \begin{array}{ll} \textbf{TEMPERATURE RANGE} \\ \textbf{Specification} \\ \textbf{Operating} \\ \theta_{\text{JA}} \end{array} $		-40 -40	80	85 125	*	*	*	°C °C °C/W


<sup>\*</sup> Specification same as INA114BP/BU.

NOTE: (1) Temperature coefficient of the " $50k\Omega$ " term in the gain equation.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



## **PIN CONFIGURATIONS**



## ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage	
Input Voltage Range	±40V
Output Short-Circuit (to ground)	Continuous
Operating Temperature	40°C to +125°C
Storage Temperature	40°C to +125°C
Junction Temperature	+150°C
Lead Temperature (soldering, 10s)	+300°C

### **ORDERING INFORMATION**


MODEL	DACKAGE	TEMPERATURE RANGE
MODEL	PACKAGE	TEMPERATURE RANGE
INA114AP	Plastic DIP	-40°C to +85°C
INA114BP	Plastic DIP	-40°C to +85°C
INA114AG	Ceramic DIP	-40°C to +85°C
INA114BG	Ceramic DIP	-40°C to +85°C
INA114AU	Surface-Mount	-40°C to +85°C
INA114BU	Surface-Mount	-40°C to +85°C

### **PACKAGE INFORMATION**

MODEL	PACKAGE	PACKAGE DRAWING NUMBER <sup>(1)</sup>
INA114AP	8-Pin Plastic DIP	006
INA114BP	8-Pin Plastic DIP	006
INA114AG	8-Pin Ceramic DIP	254
INA114BG	8-Pin Ceramic DIP	254
INA114AU	SOL-16 Surface-Mount	211
INA114BU	SOL-16 Surface-Mount	211

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## **DICE INFORMATION**



PAD	FUNCTION	PAD	FUNCTION
1A, 1B	$R_{G}$	6	Vo
2	V-IN	7	Feedback
3	V+ <sub>IN</sub>	8	V+
4	V-	9A, 9B	$R_{G}$
5	Ref		-

Pads 1A and 1B must be connected. Pads 9A and 9B must be connected.

NC = No Connection.

**Substrate Bias:** Internally connected to V– power supply.


## **MECHANICAL INFORMATION**


	MILS (0.001")	MILLIMETERS
Die Size	141 x 120 ±5	3.58 x 3.05 ±0.13
Die Thickness	20 ±3	0.51 ±0.08
Min. Pad Size	4 x 4	0.10 x 0.10
Backing		Gold


**INA114 DIE TOPOGRAPHY** 


## TYPICAL PERFORMANCE CURVES


At  $T_A = +25$ °C,  $V_S = \pm 15$ V, unless otherwise noted.


















## **TYPICAL PERFORMANCE CURVES (CONT)**


At  $T_A = +25$ °C,  $V_S = \pm 15$ V, unless otherwise noted.




















## **TYPICAL PERFORMANCE CURVES (CONT)**


At  $T_A = +25$ °C,  $V_S = \pm 15$ V, unless otherwise noted.
















## TYPICAL PERFORMANCE CURVES (CONT)

At  $T_A$  = +25°C,  $V_S$  = ±15V, unless otherwise noted.


LARGE SIGNAL RESPONSE, G = 1




SMALL SIGNAL RESPONSE, G = 1




LARGE SIGNAL RESPONSE, G = 1000



SMALL SIGNAL RESPONSE, G = 1000



INPUT-REFERRED NOISE, 0.1 to 10Hz



1 s/div



## APPLICATION INFORMATION

Figure 1 shows the basic connections required for operation of the INA114. Applications with noisy or high impedance power supplies may require decoupling capacitors close to the device pins as shown.

The output is referred to the output reference (Ref) terminal which is normally grounded. This must be a low-impedance connection to assure good common-mode rejection. A resistance of  $5\Omega$  in series with the Ref pin will cause a typical device to degrade to approximately 80dB CMR (G = 1).

#### **SETTING THE GAIN**

Gain of the INA114 is set by connecting a single external resistor,  $R_G$ :

$$G = 1 + \frac{50 \text{ k}\Omega}{R_{G}} \tag{1}$$

Commonly used gains and resistor values are shown in Figure 1.

The  $50k\Omega$  term in equation (1) comes from the sum of the two internal feedback resistors. These are on-chip metal film resistors which are laser trimmed to accurate absolute val-

ues. The accuracy and temperature coefficient of these resistors are included in the gain accuracy and drift specifications of the INA114.

The stability and temperature drift of the external gain setting resistor,  $R_G$ , also affects gain.  $R_G$ 's contribution to gain accuracy and drift can be directly inferred from the gain equation (1). Low resistor values required for high gain can make wiring resistance important. Sockets add to the wiring resistance which will contribute additional gain error (possibly an unstable gain error) in gains of approximately 100 or greater.

#### **NOISE PERFORMANCE**

The INA114 provides very low noise in most applications. For differential source impedances less than  $1k\Omega$ , the INA103 may provide lower noise. For source impedances greater than  $50k\Omega$ , the INA111 FET-input instrumentation amplifier may provide lower noise.

Low frequency noise of the INA114 is approximately  $0.4\mu Vp$ -p measured from 0.1 to 10Hz. This is approximately one-tenth the noise of "low noise" chopper-stabilized amplifiers.




FIGURE 1. Basic Connections.



#### OFFSET TRIMMING

The INA114 is laser trimmed for very low offset voltage and drift. Most applications require no external offset adjustment. Figure 2 shows an optional circuit for trimming the output offset voltage. The voltage applied to Ref terminal is summed at the output. Low impedance must be maintained at this node to assure good common-mode rejection. This is achieved by buffering trim voltage with an op amp as shown.




FIGURE 2. Optional Trimming of Output Offset Voltage.

#### **INPUT BIAS CURRENT RETURN PATH**

The input impedance of the INA114 is extremely high—approximately  $10^{10}\Omega$ . However, a path must be provided for the input bias current of both inputs. This input bias current is typically less than  $\pm 1$ nA (it can be either polarity due to cancellation circuitry). High input impedance means that this input bias current changes very little with varying input voltage.

Input circuitry must provide a path for this input bias current if the INA114 is to operate properly. Figure 3 shows various provisions for an input bias current path. Without a bias current return path, the inputs will float to a potential which exceeds the common-mode range of the INA114 and the input amplifiers will saturate. If the differential source resistance is low, bias current return path can be connected to one input (see thermocouple example in Figure 3). With higher source impedance, using two resistors provides a balanced input with possible advantages of lower input offset voltage due to bias current and better common-mode rejection.

## INPUT COMMON-MODE RANGE

The linear common-mode range of the input op amps of the INA114 is approximately  $\pm 13.75 \, \mathrm{V}$  (or 1.25 V from the power supplies). As the output voltage increases, however, the linear input range will be limited by the output voltage swing of the input amplifiers,  $A_1$  and  $A_2$ . The common-mode range is related to the output voltage of the complete amplifier—see performance curve "Input Common-Mode Range vs Output Voltage".




FIGURE 3. Providing an Input Common-Mode Current Path.

A combination of common-mode and differential input signals can cause the output of  $A_1$  or  $A_2$  to saturate. Figure 4 shows the output voltage swing of  $A_1$  and  $A_2$  expressed in terms of a common-mode and differential input voltages. Output swing capability of these internal amplifiers is the same as the output amplifier,  $A_3$ . For applications where input common-mode range must be maximized, limit the output voltage swing by connecting the INA114 in a lower gain (see performance curve "Input Common-Mode Voltage Range vs Output Voltage"). If necessary, add gain after the INA114 to increase the voltage swing.

Input-overload often produces an output voltage that appears normal. For example, an input voltage of +20V on one input and +40V on the other input will obviously exceed the linear common-mode range of both input amplifiers. Since both input amplifiers are saturated to nearly the same output voltage limit, the difference voltage measured by the output amplifier will be near zero. The output of the INA114 will be near 0V even though both inputs are overloaded.

## INPUT PROTECTION

The inputs of the INA114 are individually protected for voltages up to ±40V. For example, a condition of -40V on one input and +40V on the other input will not cause damage. Internal circuitry on each input provides low series impedance under normal signal conditions. To provide equivalent protection, series input resistors would contribute excessive noise. If the input is overloaded, the protection circuitry limits the input current to a safe value (approximately 1.5mA). The typical performance curve "Input Bias Current vs Common-Mode Input Voltage" shows this input



current limit behavior. The inputs are protected even if no power supply voltage is present.

## **OUTPUT VOLTAGE SENSE (SOL-16 package only)**

The surface-mount version of the INA114 has a separate output sense feedback connection (pin 12). Pin 12 must be connected to the output terminal (pin 11) for proper operation. (This connection is made internally on the DIP version of the INA114.)

The output sense connection can be used to sense the output voltage directly at the load for best accuracy. Figure 5 shows how to drive a load through series interconnection resistance. Remotely located feedback paths may cause instability. This can be generally be eliminated with a high frequency feedback path through C<sub>1</sub>. Heavy loads or long lines can be driven by connecting a buffer inside the feedback path (Figure 6).




FIGURE 4. Voltage Swing of A<sub>1</sub> and A<sub>2</sub>.




FIGURE 5. Remote Load and Ground Sensing.




FIGURE 6. Buffered Output for Heavy Loads.




FIGURE 7. Shield Driver Circuit.






FIGURE 8. RTD Temperature Measurement Circuit.




FIGURE 9. Thermocouple Amplifier With Cold Junction Compensation.




FIGURE 10. ECG Amplifier With Right-Leg Drive.




FIGURE 11. Bridge Transducer Amplifier.




FIGURE 13. Differential Voltage-to-Current Converter.




FIGURE 12. AC-Coupled Instrumentation Amplifier.

13