# Microprocessor-Compatible 12-BIT DIGITAL-TO-ANALOG CONVERTER 

## FEATURES

- $\pm 1 / 2$ LSB NONLINEARITY OVER TEMPERATURE
- GUARANTEED MONOTONIC OVER TEMPERATURE
- LOW POWER: 270mW typ
- DIGITAL INTERFACE DOUBLE BUFFERED: 12 AND 8 + 4 BITS
- SPECIFIED AT $\pm 12 \mathrm{~V}$ AND $\pm 15 \mathrm{~V}$ POWER SUPPLIES
- RESET FUNCTION TO BIPOLAR ZERO
- 0.3" WIDE DIP AND SO PACKAGES


## DESCRIPTION

The DAC813 is a complete monolithic 12-bit digital-to-analog converter with a flexible digital interface. It includes a precision +10 V reference, interface control logic, double-buffered latch and a 12 -bit D/A con-
verter with voltage output operational amplifier. Fast current switches and laser-trimmed thin-film resistors provide a highly accurate, fast D/A converter.

Digital interfacing is facilitated by a double buffered latch. The input latch consists of one 8 -bit byte and one 4 -bit nibble to allow interfacing to 8 -bit (right justified format) or 16 -bit data buses. Input gating logic is designed so that the last nibble or byte to be loaded can be loaded simultaneously with the transfer of data to the D/A latch saving computer instructions.
A reset control allows the DAC813 D/A latch to asynchronously reset the D/A output to bipolar zero, a feature useful for power-up reset, recalibration, or for system re-initialization upon system failure.
The DAC813 is specified to $\pm 1 / 2$ LSB maximum linearity error ( $\mathrm{J}, \mathrm{A}$ grades) and $\pm 1 / 4 \mathrm{LSB}$ ( $\mathrm{K}, \mathrm{B}$ grades). It is packaged in a 28 -pin $0.3^{\prime \prime}$ wide ceramic DIP $\left(-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$ specification temperature range), 28 -pin $0.3^{\prime \prime}$ wide plastic DIP and 28 -lead plastic SO $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$.


[^0] Tel: (520) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

## SPECIFICATIONS

## ELECTRICAL

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \pm \mathrm{V}_{\mathrm{CC}}= \pm 12 \mathrm{~V}$ or $\pm 15 \mathrm{~V}$ and load on $\mathrm{V}_{\text {OUT }}=5 \mathrm{k} \Omega \| 500 \mathrm{pF}$ to common unless otherwise noted.

| PARAMETER | CONDITIONS | DAC813AH, JP, JU, AU |  |  | DAC813BH, KP, KU |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| DIGITAL INPUTS <br> Resolution <br> Codes ${ }^{(1)}$ <br> Digital Inputs Over Temperature Range ${ }^{(2)}$ $\mathrm{V}_{\mathrm{IH}}{ }^{(3)}$ $\mathrm{V}_{\mathrm{IL}}$ <br> DATA Bits, $\overline{\mathrm{WR}}, \overline{\text { Reset, }} \overline{\mathrm{LDAC}}, \overline{\mathrm{LMSB}}, \overline{\mathrm{LLSB}}$ $I_{\mathrm{IH}}$ $I_{\mathrm{IL}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=+2.7 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=+0.4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} +2 \\ 0 \end{gathered}$ | USB, BOB | $\begin{gathered} 12 \\ \\ +5.5 \\ +0.8 \\ \pm 10 \\ \pm 10 \end{gathered}$ | * | * |  | $\begin{gathered} \text { Bits } \\ \text { VDC } \\ \text { VDC } \\ \mu \mathrm{A} \\ \mu \mathrm{~A} \end{gathered}$ |
| ACCURACY <br> Linearity Error <br> Differential Linearity Error <br> Gain Error ${ }^{(4)}$ <br> Unipolar Offset Error ${ }^{(5)}$ <br> Bipolar Zero Error ${ }^{(6)}$ <br> Monotonicity <br> Power Supply Sensitivity: $+\mathrm{V}_{\mathrm{CC}}$ $-V_{C C}$ | 20V Range |  | $\pm 1 / 4$ $\pm 1 / 2$ $\pm 0.05$ $\pm 0.01$ $\pm 0.02$ Guaranteed 5 1 | $\begin{gathered} \pm 1 / 2 \\ \pm 3 / 4 \\ \pm 0.2 \\ \pm 0.02 \\ \pm 0.2 \\ \\ 10 \\ 10 \end{gathered}$ |  | $\begin{aligned} & \pm 1 / 8 \\ & \pm 1 / 4 \end{aligned}$ | $\begin{aligned} & \pm 1 / 4 \\ & \pm 1 / 2 \end{aligned}$ | $\begin{gathered} \text { LSB } \\ \text { LSB } \\ \% \\ \% \text { of } \mathrm{FSR}^{(7)} \\ \% \text { of } \mathrm{FSR} \end{gathered}$ <br> ppm of FSR/\% ppm of FSR/\% |
| DRIFT <br> Gain <br> Unipolar Offset <br> Bipolar Zero <br> Linearity Error Over Temperature Range Monotonicity Over Temperature Range | Over Specification Temperature Range |  | $\begin{gathered} \pm 5 \\ \pm 1 \\ \pm 3 \\ \pm 1 / 2 \end{gathered}$ <br> Guaranteed | $\begin{gathered} \pm 30 \\ \pm 3 \\ \pm 10 \\ \pm 3 / 4 \end{gathered}$ |  | $\pm 1 / 4$ | $\begin{gathered} \pm 15 \\ \pm 3 \\ \pm 5 \\ \pm 1 / 2 \end{gathered}$ | $\begin{gathered} \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \mathrm{ppm} \text { of } \mathrm{FSR} /{ }^{\circ} \mathrm{C} \\ \mathrm{ppm} \text { of } \mathrm{FSR} /{ }^{\circ} \mathrm{C} \\ \text { LSB } \end{gathered}$ |
| SETTLING TIME ${ }^{(8)}$ (To Within $\pm 0.01 \%$ of <br> FSR of Final Value; $5 \mathrm{k} \Omega \\| 500 \mathrm{pF}$ load) For Full Scale Range Change <br> For 1LSB Change at Major Carry ${ }^{(9)}$ Slew Rate | 20V Range 10V Range |  | $\begin{gathered} 4.5 \\ 3.3 \\ 2 \\ 10 \end{gathered}$ | 6 5 |  | * | * | $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ $\mu \mathrm{s}$ <br> $\mathrm{V} / \mu \mathrm{s}$ |
| ANALOG OUTPUT <br> Voltage Range: Unipolar <br> Bipolar <br> Output Current <br> Output Impedance <br> Short Circuit to Common Duration | $\begin{aligned} & \pm \mathrm{V}_{\mathrm{CC}}> \pm 11.4 \mathrm{~V} \\ & \pm \mathrm{V}_{\mathrm{CC}}> \pm 11.4 \mathrm{~V} \end{aligned}$ <br> At DC | $\pm 5$ | $\begin{gathered} 0 \text { to }+10 \\ \pm 5, \pm 10 \\ 0.2 \\ \text { Indefinite } \end{gathered}$ |  | * |  |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \\ \Omega \end{gathered}$ |
| REFERENCE VOLTAGE <br> Voltage <br> Source Current Available for External Loads Impedance <br> Temperature Coefficient <br> Short Circuit to Common Duration |  | $\begin{gathered} +9.95 \\ 5 \end{gathered}$ | $\begin{gathered} +10 \\ 2 \\ \pm 5 \\ \text { Indefinite } \end{gathered}$ | $\begin{gathered} +10.05 \\ \pm 25 \end{gathered}$ | * |  |  | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \Omega \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \end{gathered}$ |
| POWER SUPPLY REQUIREMENTS $\begin{aligned} \text { Voltage: } & +\mathrm{V}_{\mathrm{CC}} \\ & -\mathrm{V}_{\mathrm{CC}} \\ \text { Current: } & +\mathrm{V}_{\mathrm{CC}}+\mathrm{V}_{\mathrm{L}} \\ & -\mathrm{V}_{\mathrm{CC}} \end{aligned}$ <br> Potential at DCOM with Respect to $\mathrm{ACOM}^{(10)}$ <br> Power Dissipation | No Load No Load | $\begin{gathered} +11.4 \\ -11.4 \\ -3 \end{gathered}$ | $\begin{gathered} +15 \\ -15 \\ 13 \\ -5 \\ \\ 270 \end{gathered}$ | $\begin{gathered} +16.5 \\ -16.5 \\ 15 \\ -7 \\ +3 \\ 330 \end{gathered}$ |  |  | * | VDC <br> VDC <br> mA <br> mA <br> $\stackrel{\mathrm{mW}}{\mathrm{m}}$ |
| TEMPERATURE RANGE <br> Specification: <br> J, K <br> A, B <br> Operating: <br> J, K <br> A, B <br> Storage: J, K <br> A, B |  | $\begin{gathered} 0 \\ -40 \\ -40 \\ -55 \\ -60 \\ -65 \end{gathered}$ |  | $\begin{aligned} & +70 \\ & +85 \\ & +85 \\ & +125 \\ & +100 \\ & +150 \end{aligned}$ |  |  |  | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

*Same as specification for DAC813AH, JP, JU.
NOTES: (1) USB = Unipolar Straight Binary; BOB = Bipolar Offset Binary. (2) TTL and 5V CMOS compatible. (3) Open DATA input lines will be pulled above +5.5 V . See discussion under LOGIC INPUT COMPATIBILITY in the OPERATION section. (4) Specified with $500 \Omega$ Pin 6 to 7. Adjustable to zero with external trim potentiometer. (5) Error at input code $000_{\text {HEX }}$ for unipolar mode, $\mathrm{FSR}=10 \mathrm{~V}$. (6) Error at input code $800_{\text {HEx }}$ for bipolar range. Specified with $100 \Omega$ Pin 6 to 4 and with $500 \Omega$ pin 6 to 7 . See page 9 for zero adjustment procedure. (7) FSR means Full Scale Range and is 20 V for the $\pm 10 \mathrm{~V}$ range. (8) Maximum represents the $3 \sigma$ limit. Not $100 \%$ tested for this parameter. (9) At the major carry, $7 \mathrm{FF}_{\text {HEX }}$ to $800_{\text {HEX }}$ and $800_{\text {HEX }}$ to $7 \mathrm{FF}_{\text {HEX }}$ (10) The maximum voltage at which ACOM and DCOM may be separated without affecting accuracy specifications.

MINIMUM TIMING DIAGRAMS


## WRITE CYCLE \#2

(Load second rank from first rank: $\overline{\mathrm{LLSB}}, \overline{\mathrm{LMSB}}=1$ )


RESET COMMAND (Bipolar Mode)
$\overline{\text { LLSB }}, \overline{\text { LMSB }}, \overline{\text { LDAC }}, \overline{W R}=$ Don't Care


## ABSOLUTE MAXIMUM RATINGS

|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

## PIN DESCRIPTIONS

| PIN | NAME | DESCRIPTION |
| :---: | :---: | :---: |
| 1 | $+\mathrm{V}_{\text {L }}$ | Positive supply pin for logic circuits. Connect to $+\mathrm{V}_{\mathrm{CC}}$. |
| 2, 3 | 20V Range | Connect Pin 2 or Pin 3 to Pin $9\left(\mathrm{~V}_{\text {OUT }}\right)$ for a 20 V FSR. Connect both to Pin 9 for a 10V FSR. |
| 4 | BPO | Bipolar offset. Connect to Pin 6 ( $\mathrm{V}_{\text {REF OUT }}$ ) through $100 \Omega$ resistor or $200 \Omega$ potentiometer for bipolar operation. |
| 5 | ACOM | Analog common, $\pm \mathrm{V}_{\mathrm{CC}}$ supply return. |
| 6 | $V_{\text {REF OUT }}$ | +10 V reference output referred to ACOM. |
| 7 | $\mathrm{V}_{\text {REF IN }}$ | Connected to $V_{\text {REF OUT }}$ through a $1 \mathrm{k} \Omega$ gain adjustment potentiometer or a $500 \Omega$ resistor. |
| 8 | $+\mathrm{V}_{\text {cc }}$ | Analog supply input, nominally +12 V to +15 V referred to ACOM. |
| 9 | $\mathrm{V}_{\text {OUT }}$ | D/A converter voltage output. |
| 10 | $-V_{\text {cc }}$ | Analog supply input, nominally -12 V or -15 V referred to ACOM. |
| 11 | $\overline{\mathrm{WR}}$ | Master enable for $\overline{\mathrm{LDAC}}, \overline{\mathrm{LLSB}}$, and $\overline{\mathrm{LMSB}}$. Must be low for data transfer to any latch. |
| 12 | $\overline{\text { LDAC }}$ | Load DAC. Must be low with $\overline{\mathrm{WR}}$ for data transfer to the D/A latch and simultaneous update of the D/A converter. |
| 13 | $\overline{\text { Reset }}$ | When low, resets the D/A latch such that a Bipolar Zero output is produced. This control overrides all other data input operations. |
| 14 | $\overline{\text { LMSB }}$ | Enable for 4-bit input latch of $D_{8}-D_{11}$ data inputs. NOTE: This logic path is slower than the $\overline{W R}$ path. |
| 15 | LLSB | Enable for 8 -bit input latch of $D_{0}-D_{7}$ data inputs. NOTE: This logic path is slower than the $\overline{W R}$ path. |
| 16 | DCOM | Digital common. |
| 17 | D0 | Data Bit 1, LSB. |
| 18 | D1 | Data Bit 2. |
| 19 | D2 | Data Bit 3. |
| 20 | D3 | Data Bit 4. |
| 21 | D4 | Data Bit 5. |
| 22 | D5 | Data Bit 6. |
| 23 | D6 | Data Bit 7. |
| 24 | D7 | Data Bit 8. |
| 25 | D8 | Data Bit 9. |
| 26 | D9 | Data Bit 10. |
| 27 | D10 | Data Bit 11. |
| 28 | D11 | Data Bit 12, MSB, positive true. |

## ELECTROSTATIC DISCHARGE SENSITIVITY

Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. BurrBrown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.


DAC813 DIE TOPOGRAPHY

| PAD | FUNCTION | PAD | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | $+\mathrm{V}_{\mathrm{L}}$ | 15 | $\overline{\text { LLSB }}$ |
| 2 | 20V Range | 16 | DCOM |
| 3 | 20V Range | 17 | DB0 (LSB) |
| 4 | BPO | 18 | DB1 |
| 5 | ACOM | 19 | DB2 |
| 6 | $\mathrm{V}_{\text {REF OUT }}$ | 20 | DB3 |
| 7 | $\mathrm{V}_{\text {REF IN }}$ | 21 | DB4 |
| 8 | $+\mathrm{V}_{\mathrm{CC}}$ | 22 | DB5 |
| 9 | $\mathrm{V}_{\text {OUT }}$ | 23 | DB6 |
| 10 | $-\mathrm{V}_{\mathrm{CC}}$ | 24 | DB7 |
| 11 | WR | 25 | DB8 |
| 12 | $\overline{\text { LDAC }}$ | 26 | DB9 |
| 13 | $\overline{\text { Reset }}$ | 27 | DB10 |
| 14 | $\overline{\text { LMSB }}$ | 28 | DB11 (MSB) |

Substrate Bias: $-V_{C C}$
NC: No Connection.

## MECHANICAL INFORMATION

|  | MILS (0.001") | MILLIMETERS |
| :--- | :---: | :---: |
| Die Size | $204 \times 140 \pm 5$ | $5.18 \times 3.56 \pm 0.13$ |
| Die Thickness | $20 \pm 3$ | $0.51 \pm 0.08$ |
| Min. Pad Size | $4 \times 4$ | $0.10 \times 0.10$ |
| Metalization |  |  |

## ORDERING INFORMATION

| MODEL | PACKAGE | TEMPERATURE <br> RANGE | LINEARITY <br> ERROR, MAX <br> AT $+\mathbf{2 5} 5^{\circ} \mathrm{C}$ | GAIN <br> DRIFT <br> (ppm $\left./{ }^{\circ} \mathrm{C}\right)$ |
| :--- | :---: | :---: | :---: | :---: |
| DAC813AU | Plastic SOIC | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 1 / 2 \mathrm{LSB}$ | $\pm 30$ |
| DAC813JP | Plastic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm 1 / 2 \mathrm{LSB}$ | $\pm 30$ |
| DAC813JU | Plastic SOIC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm 1 / 2 \mathrm{LSB}$ | $\pm 30$ |
| DAC813KP | Plastic DIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm 1 / 4 \mathrm{LSB}$ | $\pm 15$ |
| DAC813KU | Plastic SOIC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $\pm 1 / 4 \mathrm{LSB}$ | $\pm 15$ |
| DAC813AH | Ceramic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 1 / 2 \mathrm{LSB}$ | $\pm 30$ |
| DAC813BH | Ceramic DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\pm 1 / 4 \mathrm{LSB}$ | $\pm 15$ |

PACKAGE INFORMATION

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER $^{(1)}$ |
| :--- | :---: | :---: |
| DAC813AH | 28-Pin Hermetic | 247 |
| DAC813BH | Side-Brazed DIP |  |
|  | 28-Pin Hermetic | 247 |
| Side-Brazed DIP |  |  |
| DAC813AP | 28-Pin Plastic DIP | 246 |
| DAC813KP | 28-Pin Plastic DIP | 246 |
| DAC813AU | 28-Pin Plastic SOIC | 217 |
| DAC813JU | 28-Pin Plastic SOIC | 217 |
| DAC813KU | 28-Pin Plastic SOIC | 217 |

NOTE: (1) For detailed drawing and dimension table, please see end of data
sheet, or Appendix D of Burr-Brown IC Data Book.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

## BURR-BROWN

## TYPICAL PERFORMANCE CURVES

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{~V}$ unless otherwise noted.





## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{~V}$ unless otherwise noted.



## DISCUSSION OF SPECIFICATIONS

## INPUT CODES

The DAC813 accepts positive-true binary input codes. DAC813 may be connected by the user for any one of the following codes: USB (Unipolar Straight Binary), BOB (Bipolar Offset Binary) or, using an external inverter on the MSB line, BTC (Binary Two's Complement). See Table I.

| DIGITAL INPUT | ANALOG OUTPUT |  |  |
| :---: | :---: | :---: | :---: |
|  | USB <br> Unipolar <br> Straight Binary | BOB <br> Bipolar <br> Offset <br> Binary | BTC* <br> Binary <br> Two's Complement |
| $\begin{aligned} & \mathrm{FFF}_{\text {HEX }} \\ & 800_{\text {HEX }} \\ & 7 \mathrm{FFF}_{\text {HEX }} \\ & 000_{\text {HEX }} \end{aligned}$ | $\begin{gathered} + \text { Full Scale } \\ +1 / 2 \text { Full Scale } \\ +1 / 2 \text { Full Scale }-1 \text { LSB } \\ \text { Zero } \end{gathered}$ | $\begin{aligned} & \text { + Full Scale } \\ & \text { Zero } \\ & \text { Zero - 1LSB } \\ & \text { - Full Scale } \end{aligned}$ | Zero - 1LSB <br> - Full Scale <br> + Full Scale <br> Zero |
| * Invert MSB of BOB code with external inverter to obtain BTC code. |  |  |  |

TABLE I. Digital Input Codes.

## LINEARITY ERROR

Linearity error as used in D/A converter specifications by Burr-Brown is the deviation of the analog output from a straight line drawn between the end points (inputs all " 1 s " and all " 0 s "). The DAC813 linearity error is specified at $\pm 1 / 4$ LSB (max) at $+25^{\circ} \mathrm{C}$ for B and K grades, and $\pm 1 / 2 \mathrm{LSB}$ (max) for A and J grades.

## DIFFERENTIAL LINEARITY ERROR

Differential linearity error (DLE) is the deviation from a 1LSB output change from one adjacent state to the next. A DLE specification of $1 / 2$ LSB means that the output step size can range from $1 / 2 \mathrm{LSB}$ to $3 / 2 \mathrm{LSB}$ when the input changes from one state to the next. Monotonicity requires that DLE be less than 1LSB over the temperature range of interest.


## MONOTONICITY

A D/A converter is monotonic if the output either increases or remains the same for increasing digital inputs. All grades of DAC813 are monotonic over their specification temperature range.

## DRIFT

Gain Drift is a measure of the change in the Full Scale Range (FSR) output over the specification temperature range. Gain Drift is expressed in parts per million per degree Celsius (ppm/ ${ }^{\circ} \mathrm{C}$ ).
Unipolar Offset Drift is measured with a data input of $000_{\mathrm{HEX}}$. The D/A is configured for unipolar output. Unipolar Offset Drift is expressed in parts per million of Full Scale Range per degree Celsius (ppm of $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$ ).
Bipolar Zero Drift is measured with a data input of $800_{\text {HEX }}$ The D/A is configured for bipolar output. Bipolar Zero Drift is expressed in parts per million of Full Scale Range per degree Celsius (ppm of FSR/ ${ }^{\circ} \mathrm{C}$ ).

## SETTLING TIME

Settling Time is the total time (including slew time) for the output to settle within an error band around its final value after a change in input. Three settling times are specified to $\pm 0.012 \%$ of Full Scale Range (FSR): two for maximum full scale range changes of 20 V and 10 V , and one for a 1 LSB change. The 1LSB change is measured at the major carry $\left(7 \mathrm{FF}_{\mathrm{HEX}}\right.$ to $800_{\mathrm{HEX}}$ and $800_{\mathrm{HEX}}$ to $7 \mathrm{FF}_{\mathrm{HEX}}$ ), the input transition at which worst-case settling time occurs.

## REFERENCE SUPPLY

DAC813 contains an on-chip +10 V reference. This voltage (pin 6) has a tolerance of $\pm 50 \mathrm{mV}$. $\mathrm{V}_{\text {REF out }}$ must be connected to $\mathrm{V}_{\text {REF IN }}$ through a gain adjust resistor with a nominal value of $500 \Omega$. The connection can be made through an optional $1 \mathrm{k} \Omega$ trim resistor to provide adjustment to zero
gain error. The reference output may be used to drive external loads, sourcing at least 5 mA . This current should be constant, otherwise the gain of the converter will vary.

## POWER SUPPLY SENSITIVITY

Power supply sensitivity is a measure of the effect of a power supply change on the D/A converter output. It is defined as a ppm of FSR output change per percent of change in either $+\mathrm{V}_{\mathrm{CC}}$ or $-\mathrm{V}_{\mathrm{CC}}$ about the nominal voltages expressed in ppm of FSR/\%. The first performance curve on page 5 shows typical power supply rejection versus power supply ripple frequency.

## OPERATION

DAC813 is a complete single IC chip 12-bit D/A converter. The chip contains a 12-bit D/A converter, voltage reference, output amplifier, and microcomputer-compatible input logic as shown in Figure 1.

## INTERFACE LOGIC

Input latches hold data temporarily while a complete 12 -bit word is assembled before loading into the D/A latch. This double-buffered organization prevents the generation of spurious analog output values. Each latch is independently addressable.

All latches are level-triggered. Data present when the control signals are logic " 0 " will enter the latch. When any one of the control signals returns to logic " 1 ", the data is latched. A truth table for the control signals is presented in Table II.

| $\overline{\text { WR }}$ | $\overline{\text { LLSB }}$ | $\overline{\text { LMSB }}$ | $\overline{\text { LDAC }}$ | $\overline{\text { RESET }}$ | OPERATION |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | X | X | X | 1 | No operation |  |
| X | X | X | X | 0 | D/A latch set to $800_{\text {HEX }}$ |  |
| 0 | 1 | 0 | 1 | 1 | Enables 4 MSBs input latch |  |
| 0 | 0 | 1 | 1 | 1 | Enables 8 LSBs input latch |  |
| 0 | 1 | 1 | 0 | 1 | Loads D/A latch from input latches |  |
| 0 | 0 | 0 | 0 | 1 | Makes all latches transparent |  |
| "X" = Don't Care |  |  |  |  |  |  |

TABLE II. DAC813 Interface Logic Truth Table.
CAUTION: DAC813 was designed to use $\overline{\mathrm{WR}}$ as the fast strobe. $\overline{\mathrm{WR}}$ has a much faster logic path than $\overline{\mathrm{EN}}_{\mathrm{X}}$ (or $\overline{\mathrm{LDAC}})$. Therefore, if one permanently wires $\overline{\mathrm{WR}}$ to DCOM and uses only $\overline{\mathrm{EN}}_{\mathrm{X}}$ to strobe data into the latches, the DATA HOLD time will be long, approximately 15 ns to 30ns, and this time will vary considerably in this range from unit to unit. DATA HOLD time using $\overline{\mathrm{WR}}$ is 5 ns max.

## LOGIC INPUT COMPATIBILITY

The DAC813 digital inputs are TTL, 5 V CMOS compatible over the operating range of $+\mathrm{V}_{\mathrm{CC}}$. The input switching threshold remains at the TTL threshold over the supply range. An equivalent circuit of a digital input is shown in Figure 2.
The logic input current over temperature is low enough to permit driving the DAC813 directly from the outputs of 5 V CMOS devices.
Open DATA input lines will float to 7 V or more. Although this will not harm the DAC813, current spikes will occur in the input lines when a logic 0 is asserted and, in addition,


FIGURE 1. DAC813 Block Diagram.


FIGURE 2. Equivalent Input Circuit for Digital Inputs.
the speed of the interface will be slower. A digital output driving a DATA input line of the DAC813 must not drive, or let the DATA input float, above +5.5 V . Unused DATA inputs should be connected to DCOM.

## RESET FUNCTION

When asserted low ( $<0.8 \mathrm{~V}$ ), $\overline{\mathrm{RESET}}$ (Pin 13) forces the D/A latch to $800_{\text {HEX }}$ regardless of any other input logic condition. If the analog output is connected for bipolar operation (either $\pm 10 \mathrm{~V}$ or $\pm 5 \mathrm{~V}$ ), the output will be reset to Bipolar Zero ( 0 V ). If the analog output is connected for unipolar operation $(0$ to $+10 \mathrm{~V})$, the output will be reset to half-scale ( +5 V ).
If $\overline{\text { RESET }}$ is not used, it should be connected to a voltage greater than +2 V but not greater than +5.5 V . If this voltage is not available $\overline{\text { Reset }}$ can be connected to $+\mathrm{V}_{\mathrm{CC}}$ through a $100 \mathrm{k} \Omega$ to $1 \mathrm{M} \Omega$ resistor to limit the input current.

## GAIN AND OFFSET ADJUSTMENTS

Figures 3 and 4 illustrate the relationship of offset and gain adjustments to unipolar and bipolar D/A converter output.

## OFFSET ADJUSTMENT

For unipolar (USB) configurations, apply the digital input code that should produce zero voltage output and adjust the offset potentiometer for zero output. For bipolar (BOB,


FIGURE 3. Relationship of Offset and Gain Adjustments for a Unipolar D/A Converter.

BTC) configurations, apply the digital input code that should produce the maximum negative output voltage and adjust the offset potentiometer for minus full scale voltage. Example: If the full scale range is connected for 20 V , the maximum negative output voltage is -10 V . See Table III for corresponding codes.

## GAIN ADJUSTMENT

For either unipolar or bipolar configurations, apply the digital input that should give the maximum positive voltage output. Adjust the gain potentiometer for this positive full scale voltage. See Table III for positive full scale voltages.

| DIGITAL INPUT <br> MSB to LSB | ANALOG OUTPUT |  |  |
| :--- | :---: | :---: | :---: |
|  | $\mathbf{0}$ to $+\mathbf{1 0 V}$ | $\pm 5 \mathrm{~V}$ | $\pm \mathbf{1 0 V}$ |
| FFF $_{\text {HEX }}$ | +9.9976 V | +4.9976 V | +9.9951 V |
| $800_{\text {HEX }}$ | +5.0000 V | 0.0000 V | 0.0000 V |
| $7 \mathrm{FF}_{\text {HEX }}$ | +4.9976 V | -0.0024 V | -0.0049 V |
| $000_{\text {HEX }}$ | 0.0000 V | -5.0000 V | -10.0000 V |
| 1 1SB | 2.44 mV | 2.44 mV | 4.88 mV |

TABLE III. Digital Input/Analog Output.

## INSTALLATION

## POWER SUPPLY CONNECTIONS

Note that the lid of the ceramic packaged DAC813 is connected to $-\mathrm{V}_{\mathrm{CC}}$. Take care to avoid accidental short circuits in tightly spaced installations.
Power supply decoupling capacitors should be added as shown in Figure 5. Optimum settling performance occurs using a 1 to $10 \mu \mathrm{~F}$ tantalum capacitor at $-\mathrm{V}_{\mathrm{CC}}$ and at least a $0.01 \mu \mathrm{~F}$ ceramic capacitor at $+\mathrm{V}_{\mathrm{CC}}$. Applications with less critical settling time may be able to use $0.01 \mu \mathrm{~F}$ at $-\mathrm{V}_{\mathrm{CC}}$ as well. The $0.01 \mu \mathrm{~F}$ capacitors should be located close to the DAC813.
Pin 1 supplies internal logic and must be connected to $+\mathrm{V}_{\mathrm{CC}}$.


FIGURE 4. Relationship of Offset and Gain Adjustments for a Bipolar D/A Converter.


FIGURE 5. Power Supply, Gain, and Offset Connections.

DAC813 features separate digital and analog power supply returns to permit optimum connections for low noise and high speed performance. It is recommended that both Ana$\log$ Common (ACOM, Pin 5) and Digital Common (DCOM, Pin 16) be connected directly to a ground plane under the package. If a ground plane is not used, connect the ACOM and DCOM pins together close to the package. Since the reference point for $\mathrm{V}_{\text {OUT }}$ and $\mathrm{V}_{\text {REF OUT }}$ is the ACOM pin, it is also important to connect the load directly to the ACOM pin. Refer to Figure 5.
The change in current in the Analog Common pin (ACOM, Pin 5) due to an input data word change from $000_{\text {HEX }}$ to $\mathrm{FFF}_{\text {HEX }}$ is only $800 \mu \mathrm{~A}$.

## OUTPUT RANGE CONNECTIONS

Internal scaling resistors provided in the DAC813 may be connected to produce bipolar output voltage ranges of $\pm 10 \mathrm{~V}$ and $\pm 5 \mathrm{~V}$ or unipolar output voltage range of 0 to +10 V . Refer to Figure 6.
The internal feedback resistors ( $25 \mathrm{k} \Omega$ ) and the bipolar offset resistor ( $24.9 \mathrm{k} \Omega$ ) are trimmed to an absolute tolerance of less than $\pm 2 \%$. Therefore, one can change the range by adding a series resistor in various feedback circuit configurations. For example, a $600 \Omega$ resistor in series with the 20 V range terminal can be used to obtain a $20.48 \mathrm{~V}( \pm 10.24 \mathrm{~V})$ range ( 5 mV LSB). A $7.98 \mathrm{k} \Omega$ resistor in series with the 10 V range connection ( 20 V ranges in parallel) gives a 16.384 V ( $\pm 8.192 \mathrm{~V}$ ) bipolar range ( 4 mV LSB). Gain drift will be affected by the mismatch of the temperature coefficient of the external resistor with the internal D/A resistors.

## APPLICATIONS

## micRocomputer bus interfacing

The DAC813 interface logic allows easy interface to microcomputer bus structures. The control signal is derived from external device select logic and the I/O Write or Memory Write (depending upon the system design) signals from the microcomputer.
The latch enable lines $\overline{\mathrm{LMSB}}, \overline{\mathrm{LLSB}}$, and $\overline{\text { LDAC }}$ determine which of the latches are selected. It is permissible to enable two or more latches simultaneously, as shown in some of the following examples.

The double-buffered latch permits data to be loaded into the input latches of several DAC813s and later strobed into the D/A latch of all D/As, simultaneously updating all analog outputs. All the interface schemes shown below use a base address decoder. If blocks of memory are used, the base address decoder can be simplified or eliminated altogether.

## 8-BIT INTERFACE

The control logic of DAC813 permits interfacing to rightjustified data formats, illustrated in Figure 7. When a 12-bit D/A converter is loaded from an 8-bit bus, two bytes of data are required. Figure 8 illustrates an addressing scheme for right-justified data. The base address is decoded from the high-order address bits. A0 and A1 address the appropriate latches. Note that adjacent addresses are used. X10 HEX loads the 8 LSBs and $\mathrm{X} 01_{\text {HEX }}$ loads the 4 MSBs and simultaneously transfers input latch data to the D/A latch. Addresses $\mathrm{X} 00_{\text {HEX }}$ and $\mathrm{X} 11_{\text {HEX }}$ are not used.

## INTERFACING MULTIPLE <br> DAC813s IN 8-BIT SYSTEMS

Many applications, such as automatic test systems, require that the outputs of several D/A converters be updated simultaneously. The interface shown in Figure 9 uses a 74LSB138 decoder to decode a set of eight adjacent addresses to load the input latches of four DAC813s. The example uses a right-justified data format.
A ninth address using A3 causes all DAC813s to be updated simultaneously. If a certain DAC813 is always loaded last (for instance, D/A \#4), A3 is not needed, saving 8 address


FIGURE 6. Output Amplifier Voltage Range Scaling Circuit.
spaces for other uses. Incorporate A3 into the base address decoder, remove the inverter, connect the common $\overline{\text { LDAC }}$ line to $\overline{\mathrm{LLSB}}$ of D/A \#4, and connect D1 of the 74LS138 to +5 V .

## 12- AND 16-BIT MICROCOMPUTER INTERFACE

For this application the input latch enable lines, $\overline{\mathrm{LMSB}}$ and $\overline{\mathrm{LLSB}}$, are tied low, causing the latches to be transparent. The D/A latch, and therefore DAC813, is selected by the address decoder and strobed by $\overline{\mathrm{WR}}$.
Be sure and read the CAUTION statement in the LOGIC INPUT COMPATIBILITY section.


Right-Justified
FIGURE 7. 12-Bit Data Format for 8-Bit Systems.


FIGURE 8. Right-Justified Data Bus Interface.


FIGURE 9. Interfacing Multiple DAC813s to an 8-Bit Bus.


[^0]:    International Airport Industrial Park • Mailing Address: PO Box 11400 - Tucson, AZ 85734 - Street Address: 6730 S. Tucson Blvd. - Tucson, AZ 85706

