



#### **DAC811**

# Microprocessor-Compatible 12-BIT DIGITAL-TO-ANALOG CONVERTER

#### **FEATURES**

- SINGLE INTEGRATED CIRCUIT CHIP
- MICROCOMPUTER INTERFACE: DOUBLE-BUFFERED LATCH
- VOLTAGE OUTPUT: ±10V, ±5V, +10V
- MONOTONICITY GUARANTEED OVER TEMPERATURE
- ±1/2LSB MAXIMUM NONLINEARITY OVER TEMPERATURE
- GUARANTEED SPECIFICATIONS AT ±12V AND ±15V SUPPLIES
- TTL/5V CMOS-COMPATIBLE LOGIC INPUTS

#### DESCRIPTION


The DAC811 is a complete, single-chip integrated-circuit, microprocessor-compatible, 12-bit digital-to-analog converter. The chip combines a precision voltage reference, microcomputer interface logic, and double-buffered latch, in a 12-bit D/A converter with a voltage output amplifier. Fast current switches and a laser-trimmed thin-film resistor network provide a highly accurate and fast D/A converter.

Microcomputer interfacing is facilitated by a double-buffered latch. The input latch is divided into three 4-bit nibbles to permit interfacing to 4-, 8-, 12-, or 16-bit buses and to handle right-or left-justified data. The 12-bit data in the input latches is transferred to the D/A latch to hold the output value.

Input gating logic is designed so that loading the last nibble or byte of data can be accomplished simultaneously with the transfer of data (previously stored in adjacent latches) from adjacent input latches to the D/A latch. This feature avoids spurious analog output values while using an interface technique that saves computer instructions.

The DAC811 is laser trimmed at the wafer level and is specified to  $\pm 1/4$ LSB maximum linearity error (B, K, and S grades) at 25°C and  $\pm 1/2$ LSB maximum over the temperature range. All grades are guaranteed monotonic over the specification temperature range.

The DAC811 is available in six performance grades and three package types. DAC811J and K are specified over the temperature ranges of 0°C to +70°C; DAC811A and B are specified over -25°C to +85°C; DAC811R and S are specified over -55°C to +125°C. DAC811J and K are packaged in a reliable 28-pin plastic DIP or plastic SOIC package, while DAC811A, B, R and S are available in a 28-pin 0.6" wide dual-inline hermetically sealed ceramic side-brazed package (H package).



International Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706

Tel: (520) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

#### **SPECIFICATIONS**

#### **ELECTRICAL**


 $T_A$  = +25°C.  $\pm V_{CC}$  = 12V or 15V unless otherwise noted.

	DAC811AH, JP, JU DAC811BH, KF		P, KU	KU DAC811RH			DAC811SH		]				
PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	мах	UNITS
DIGITAL INPUT													
Resolution			12			*			*			*	Bits
Codes <sup>(1)</sup>		USB, BOB			*			*			*		] 5.10
Digital Inputs Over Temperature Range <sup>(2)</sup>		000, 000											
V <sub>IH</sub>	+2		+15	*		*	*		*	*		*	VDC
V <sub>IL</sub>	0		+0.8	*		*	*		*	*		*	VDC
$I_{IH}$ , $V_I = +2.7V$	ľ		+10			*			*			*	μΑ
$I_{II}$ , $V_{I} = +2.7 \text{ V}$ $I_{II}$ , $V_{I} = +0.4 \text{ V}$			±20			*			*			*	μΑ
Digital Interface Timing Over Temperature Range			120										μΑ
t <sub>WP</sub> , WR Pulse Width	50			*			*			*			
$t_{AW}$ 1, $\overline{N}_{x}$ and $\overline{LDAC}$ Valid to End of $\overline{WR}$	50			*			*			*			ns ns
$t_{DW}$ , $N_X$ and EDAC valid to End of WR	80			*			*			*			
							.40						ns
t <sub>DH</sub> , Data Valid Hold Time	0						+10						ns
ACCURACY													
Linearity Error		±1/4	±1/2		±1/8	±1/4		±1/4	±1/2		±1/8	±1/4	LSB
Differential Linearity Error	l	±1/2	±3/4	1	±1/4	±1/2		±1/2	±3/4		±1/4	±1/2	LSB
Gain Error <sup>(3)</sup>	l	±0.1	±0.2	1	*	*		*	*		*	*	%
Offset Error <sup>(3, 4)</sup>		±0.05	±0.15	l	*	*		*	*		*	*	% of FSR <sup>(5)</sup>
Monotonicity	Ι.	Guarantee		1	*			*			*		/3 31 1 31(17)
Power Supply Sensitivity: +V <sub>CC</sub>	Ι ΄	±0.001	±0.003	1	*	*		*	*		*	*	% of FSR/%V
-V <sub>CC</sub>		±0.001	±0.005		*	*		*	*		*	*	% of FSR/%V
		±0.002	±0.000		*	*		*	*		*	*	% of FSR/%V
$V_{DD}$		±0.0005	±0.0015										% UI F3R/%V
<b>DRIFT</b> (Over Specification Temperature Range)													
Gain		±10	±30		±10	±20		±15	±30		±15	±30	ppm/°C
Unipolar Offset		±5	±10		±5	±7		±5	±10		±5	±7	ppm of FSR/°
Bipolar Zero		±5	±10		±5	±7		±5	±10		±5	±7	ppm of FSR/°
Linearity Error Over Temperature Range		±1/2	±3/4		±1/4	±1/2		±1/2	±3/4		±1/4	±1/2	LSB
Monotonicity Over Temperature Range	Ι ,	Guarantee			*			*			*		
	l												
<b>SETTLING TIME</b> <sup>(6)</sup> (to within $\pm 0.01\%$ of FSR of	Final Va	alue; $2k\Omega$ l	oad)										
For Full Scale Range Change, 20V Range		3	4		*	*		*	*		*	*	μs
10V Range		3	4		*	*		*	*		*	*	μs
For 1LSB Change at Major Carry <sup>(7)</sup>		1			*			*			*		μs
Slew Rate <sup>(6)</sup>	8	12		*	*		*	*		*	*		V/μs
ANALOG OUTPUT													
Voltage Range ( $\pm V_{CC} = 15V$ ) <sup>(8)</sup> : Unipolar		0 to +10			*			*			*		V
Voltage Range (±V <sub>CC</sub> = 15V)(4). Unipolar								*			*		l v
Bipolar	٠. ا	±5, ±10								١.			
Output Current	±5	0.0			*		-	*					mA
Output Impedance (at DC)		0.2			*			*			*		Ω
Short Circuit to Common Duration		Indefinite			Î			Î			_ ^		
REFERENCE VOLTAGE													
Voltage	+6.2	+6.3	+6.4	*	*	*	*	*	*	*	*	*	V
Source Current Available for External Loads	+2	1		*			*			*			mA
Temperature Coefficient	'-	±10	±30	1	±10	±20		±10	±30		±10	±20	ppm/°C
Short Circuit to Common Duration	1	Indefinite			*			*	_500		*	20	55111/10
	<u> </u>	macinine								<u> </u>			<del>                                     </del>
POWER SUPPLY REQUIREMENTS	l			1									1
Voltage: +V <sub>CC</sub>	+11.4	+15	+16.5	*	*	*	*	*	*	*	*	*	VDC
-V <sub>CC</sub>	-11.4	-15	-16.5	*	*	*	*	*	*	*	*	*	VDC
V <sub>DD</sub>	+4.5	+5	+5.5	*	*	*	*	*	*	*	*	*	VDC
Current (no load): +V <sub>CC</sub>	l	+16	+25	1	*	*		*	*		*	*	mA
-V <sub>cc</sub>	l	-23	-35	1	*	*		*	*		*	*	mA
V <sub>DD</sub>	l	+8	+15	1	*	*		*	*		*	*	mA
Potential at DCOM with Respect to ACOM <sup>(9)</sup>	l	±0.5		1	*				*			*	V
Power Dissipation	1	625	800		*	*		*	*		*	*	mW
·	<del>                                     </del>			-						<u> </u>	-	-	·····
TEMPERATURE RANGE	l			1									1
Specification: J, K	0		+70	*		*	*		*	*		*	°C
A, B	-25		+85	*		*	*		*	*		*	°C
R, S	-65		+150	*		*	*		*	*		*	°C
	l			1			-55		+125	*		*	°C
Storage: J, K	-60	1	+100	*	1	*	*		*	*		*	°C
Otorage. 0, 10													

<sup>\*</sup> Specification same as model to immediate left.

NOTES: (1) USB = unipolar straight binary; BOB = bipolar offset binary. (2) TTL, LSTTL and 54/74 HC compatible. (3) Adjustable to zero with external trim potentiometer. (4) Error at input code  $000_{16}$  for both unipolar and bipolar ranges. (5) FSR means full scale range and is 20V for the  $\pm 10$ V range. (6) Maximum represents the  $3\sigma$  limit. Not 100% tested for this parameter. (7) At the major carry, 7FF<sub>16</sub> to  $800_{16}$  and  $800_{16}$  to 7FF<sub>16</sub>. (8) Minimum supply voltage required for  $\pm 10$ V output swing is  $\pm 13.5$ V. Output swing for  $\pm 11.4$ V supplies is at least -8V to +8V. (9) The maximum voltage at which ACOM and DCOM may be separated without affecting accuracy specifications.





#### **MECHANICAL INFORMATION**

	MILS (0.001")
Die Size Min. Pad Size	134 x 128 4 x 4
Will I. T ad Gize	7 7 7

Backside Bias: -V<sub>cc</sub>

#### **PIN DESCRIPTIONS**

PIN	NAME	FUNCTION
1	+V <sub>DD</sub>	Logic supply, +5V.
2	WR	Write, command signal to load latches. Logic low loads latches.
3	LDAC	Load D/A converter, enables $\overline{\rm WR}$ to load the D/A latch. Logic low enables.
4	$\overline{N_A}$	Nibble A, enables $\overline{WR}$ to load input latch A (the most significant nibble). Logic low enables.
5	$\overline{N_B}$	Nibble B, enables $\overline{\text{WR}}$ to load input latch B. Logic low enables.
6	$\overline{N_C}$	Nibble C, enables $\overline{WR}$ to load input latch C (the least significant nibble). Logic low enables.
7	D <sub>11</sub>	Data bit 12, MSB, positive true.
8	D <sub>10</sub>	Data bit 11.
9	D <sub>9</sub>	Data bit 10.
10	D <sub>8</sub>	Data bit 9.
11	D <sub>7</sub>	Data bit 8.
12	D <sub>6</sub>	Data bit 7.
13	D <sub>5</sub>	Data bit 6.
14	$D_4$	Data bit 5.
15	DCOM	Digital common, V <sub>DD</sub> supply return.
16	$D_0$	Data bit 1, LSB.
17	D <sub>1</sub>	Data bit 2.
18	$D_2$	Data bit 3.
19	D3	Data bit 4.
20	+V <sub>CC</sub>	Analog supply input, +15V or +12V.
21	-V <sub>CC</sub>	Analog supply input, -15V or -12V.
22	Gain Adj	To externally adjust gain.
23	ACOM	Analog common, ±V <sub>cc</sub> supply return.
24	V <sub>OUT</sub>	D/A converter voltage output.
25	10V Range	Connect to pin 24 for 10V range.
26	SJ	Summing junction of output amplifier.
27	BPO	Bipolar offset. Connect to pin 26 for bipolar operation.
28	Ref Out	6.3V reference output.

#### **ABSOLUTE MAXIMUM RATINGS**

+V <sub>CC</sub> 0 to +18V
-V <sub>CC</sub> to ACOM 0 to -18V
V <sub>DD</sub> to DCOM 0 to +7V
V <sub>DD</sub> to ACOM±7V
ACOM to DCOM±7V
Digital Inputs (Pins 2-14, 16-19) to DCOM0.4V to +18V
External Voltage Applied to 10V Range Resistor±12V
Ref Out Indefinite Short to ACOM
External Voltage Applied to DAC Output5V to +5V
Power Dissipation 1000mW
Lead Temperature (soldering, 10s)+300°C
Max Junction Temperature+165°C
Thermal Resistance, θ <sub>I-A</sub> : Plastic DIP and SOIC100°C/W
Ceramic DIP65°C/W
NOTE: Stresses above those listed above may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

#### **ORDERING INFORMATION**

MODEL	PACKAGE	TEMPERATURE RANGE (°C)	LINEARITY ERROR, MAX AT +25°C	GAIN DRIFT (ppm/°C)
DAC811JP	Plastic DIP	0 to +70	±1/2LSB	30
DAC811JU	Plastic SOIC	0 to +70	±1/2LSB	30
DAC811KP	Plastic DIP	0 to +70	±1/4LSB	15
DAC811KU	Plastic SOIC	0 to +70	±1/4LSB	15
DAC811AH	Ceramic DIP	-25 to +85	±1/2LSB	30
DAC811BH	Ceramic DIP	-25 to +85	±1/4LSB	15
DAC811RH	Ceramic DIP	-55 to +125	±1/2LSB	30
DAC811SH	Ceramic DIP	-55 to +125	±1/4LSB	20


#### **PACKAGE INFORMATION**

MODEL	PACKAGE	PACKAGE DRAWING NUMBER <sup>(1)</sup>
DAC811AH	28-Pin Side-Brazed DIP	149
DAC811BH	28-Pin Side-Brazed DIP	149
DAC811RH	28-Pin Side-Brazed DIP	149
DAC811SH	28-Pin Side-Brazed DIP	149
DAC811JP	28-Pin Plastic DIP	215
DAC811KP	28-Pin Plastic DIP	215
DAC811JU	28-Pin SOIC	217
DAC811KU	28-Pin SOIC	217

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.



#### **TIMING DIAGRAMS**



## DISCUSSION OF SPECIFICATIONS

#### **INPUT CODES**

The DAC811 accepts positive-true binary input codes. DAC811 may be connected by the user for any one of the following codes: USB (unipolar straight binary), BOB (bipolar offset binary) or, using an external inverter on the MSB line, BTC (binary two's complement). See Table I.

DIGITAL INPUT	ANALOG OUTPUT						
MSB LSB	USB	BOB	BTC*				
	Unipolar	Bipolar	Binary				
	Straight	Offset	Two's				
	Binary	Binary	Complement				
11111111111	+ Full Scale	+ Full Scale	-1LSB - Full Scale + Full Scale Zero				
10000000000	+ 1/2 Full Scale	Zero					
01111111111	+ 1/2 Full Scale – 1LSB	-1LSB					
000000	Zero	- Full Scale					
* Invert MSR of	the BOB code with externa	L inverter to obt	ain BTC code				

TABLE I. Digital Input Codes.

#### LINEARITY ERROR

Linearity error as used in D/A converter specifications by Burr-Brown is the deviation of the analog output from a straight line drawn between the end points (inputs all 1s and all 0s). The DAC811 linearity error is specified at  $\pm 1/4$ LSB (max) at +25°C for B and K grades, and  $\pm 1/2$ LSB (max) for A, J, and R grades.


#### **DIFFERENTIAL LINEARITY ERROR**

Differential linearity error (DLE) is the deviation from a 1LSB output change from one adjacent state to the next. A DLE specification of 1/2LSB means that the output step size can range from 1/2LSB to 3/2LSB when the input changes from one state to the next. Monotonicity requires that DLE be less than 1LSB over the temperature range of interest.

#### MONOTONICITY

A D/A converter is monotonic if the output either increases or remains the same for increasing digital inputs. All grades of DAC811 are monotonic over their specification temperature range.





#### **DRIFT**

Gain drift is a measure of the change in the full scale range (FSR) output over the specification temperature range. Drift is expressed in parts per million per degree centigrade (ppm/°C). Gain drift is established by testing the full scale range value (e.g., +FS minus –FS) at high temperature, +25°C, and low temperature, calculating the error with respect to the +25°C value, and dividing by the temperature change.

Unipolar offset drift is a measure of the change in output with all 0s on the input over the specification temperature range. Offset is measured at high temperature, +25°C, and low temperature. The offset drift is the maximum change in offset referred to the +25°C value, divided by the temperature change. It is expressed in parts per million of full scale range per degree centigrade (ppm of FSR/°C).

Bipolar zero drift is measured at a digital input of 800<sub>16</sub>, the code that gives zero volts output for bipolar operation.

#### **SETTLING TIME**

Settling time is the total time (including slew time) for the output to settle within an error band around its final value after a change in input. Three settling times are specified to  $\pm 0.01\%$  of full scale range (FSR): two for maximum full scale range changes of 20V and 10V, and one for a 1LSB change. The 1LSB change is measured at the major carry (7FF<sub>16</sub> to 800<sub>16</sub> and 800<sub>16</sub> to 7FF<sub>16</sub>), the input transition at which worst-case settling time occurs.

#### REFERENCE SUPPLY

DAC811 contains an on-chip 6.3V reference. This voltage (pin 28) has a tolerance of  $\pm 0.1$ V. The reference output may be used to drive external loads, sourcing at least 2mA. This current should be constant for best performance of the D/A converter.

#### **POWER SUPPLY SENSITIVITY**

Power supply sensitivity is a measure of the effect of a power supply change on the D/A converter output. It is defined as a percent of FSR output change per percent of change in either the positive, negative, or logic supply voltages about the nominal voltages. Figure 1 shows typical power supply rejection versus power supply ripple frequency.




FIGURE 1. Power Supply Rejection vs Power Supply Ripple Frequency.

#### **OPERATION**

DAC811 is a complete single IC chip 12-bit D/A converter. The chip contains a 12-bit D/A converter, voltage reference, output amplifier, and microcomputer-compatible input logic as shown in Figure 2.

#### **INTERFACE LOGIC**

Input latches A, B, and C hold data temporarily while a complete 12-bit word is assembled before loading into the D/A register. This double-buffered organization prevents the generation of spurious analog output values. Each register is independently addressable.

These input latches are controlled by  $\overline{N_A}$ ,  $\overline{N_B}$ ,  $\overline{N_C}$ , and  $\overline{WR}$ .  $\overline{N_A}$ ,  $\overline{N_B}$ , and  $\overline{N_C}$  are internally NORed with  $\overline{WR}$  so that the input latches transmit data when both  $\overline{N_A}$  (or  $\overline{N_B}$ ,  $\overline{N_C}$ ) and  $\overline{WR}$  are at logic 0. When either  $\overline{N_A}$ ,  $(\overline{N_B}$ ,  $\overline{N_C}$ ) or  $\overline{WR}$  go to logic 1, the input data is latched into the input registers and held until both  $\overline{N_A}$  (or  $\overline{N_B}$ ,  $\overline{N_C}$ ) and  $\overline{WR}$  go to logic 0.

The D/A latch is controlled by LDAC and WR. LDAC and WR are internally NORed so that the latches transmit data to the D/A switches when both LDAC and WR are at logic 0. When either LDAC or WR are at logic 1, the data is latched in the D/A latch and held until LDAC and WR go to logic 0.

All latches are level-triggered. Data present when the control signals are logic 0 will enter the latch. When any one of the control signals returns to logic 1, the data is latched. Table II is a truth table for all latches.

WR	N <sub>A</sub>	N <sub>B</sub>	N <sub>C</sub>	LDAC	OPERATION		
1	Χ	Х	Х	Х	No operation		
0	0	1	1	1	Enables input latch 4MSBs		
0	1	0	1	1	Enables input latch 4 middle bits		
0	1	1	0	1	Enables input latch 4LSBs		
0	1	1	1	0	Loads D/A latch from input latches		
0	0	0	0	0	Makes all latches transparent		
"X" =	"X" = Don't care.						

TABLE II. DAC813 Interface Logic Truth Table.

#### **GAIN AND OFFSET ADJUSTMENTS**

Figures 3 and 4 illustrate the relationship of offset and gain adjustments to unipolar and bipolar D/A converter output.

#### OFFSET ADJUSTMENT

For unipolar (USB) configurations, apply the digital input code that should produce zero voltage output, and adjust the offset potentiometer for zero output. For bipolar (BOB, BTC) configurations, apply the digital input code that should produce the maximum negative output voltage and adjust the offset potentiometer for minus full scale voltage. Example: If the full scale range is connected for 20V, the maximum negative output voltage is –10V. See Table III for corresponding codes.




FIGURE 2. DAC811 Block Diagram.






FIGURE 3. Relationship of Offset and Gain Adjustments for a Unipolar D/A Converter.




FIGURE 4. Relationship of Offset and Gain Adjustments for a Bipolar D/A Converter.

	ANALOG OUTPUT						
DIGITAL INPUT	0 to +10V	±5V	±10V				
MSB LSB ↓ ↓ ↓ 111111111111 100000000000 0111111111	+9.9976V +5V +4.9976V 0V 2.4mV	+4.9976V 0V -0.0024V -5V 2.44mV	+9.9951V 0V -0.0049V -10V 4.88mV				

TABLE III. Digital Input/Analog Output.

#### **GAIN ADJUSTMENT**

For either unipolar or bipolar configurations, apply the digital input that should give the maximum positive voltage output. Adjust the gain potentiometer for this positive full scale voltage. See Table III for positive full scale voltages.

#### ±12V OPERATION

The DAC811 is fully specified for operation on  $\pm 12V$  power supplies. However, in order for the output to swing to  $\pm 10V$ , the power supplies must be  $\pm 13.5V$  or greater. When operating with  $\pm 12VB$  supplies, the output swing should be restricted to  $\pm 8V$  in order to meet specifications.

#### LOGIC INPUT COMPATIBILITY

The DAC811 digital inputs are TTL, LSTTL, and 54/74HC CMOS-compatible over the operating range of  $V_{DD}$ . The input switching threshold remains at the TLL threshold over the supply range.

The logic input current over temperature is low enough to permit driving the DAC811 directly from the outputs of 4000B and 54/74C CMOS devices.

Resistors of  $\underline{47k\Omega}$  should be placed in series with D0 through D11, WR,  $N_A$ ,  $N_B$ ,  $N_C$  and LDAC if edges are <10ns or if the logic input is driven below ground by undershoot.

#### INSTALLATION

#### **POWER SUPPLY CONNECTIONS**

For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in Figure 5.

These capacitors ( $1\mu F$  tantalum recommended) should be located close to the DAC811.




FIGURE 5. Power Supply, Gain, and Offset Potentiometer Connections.



DAC811 features separate digital and analog power supply returns to permit optimum connections for low noise and high speed performance. The analog common (pin 23) and digital common (pin 15) should be connected together at one point. Separate returns minimize current flow in low level signal paths if properly connected. Logic return currents are not added into the analog signal return path. A  $\pm 0.5$ V difference between ACOM and DCOM is permitted for specified operation. High frequency noise on DCOM with respect to ACOM may permit noise to be coupled through to the analog output; therefore, some caution is required in applying these common connections.

The Analog Common is the high quality return for the D/A converter and should be connected directly to the analog reference point of the system. The load driven by the output amplifier should be returned to the Analog Common.

#### **EXTERNAL OFFSET AND GAIN ADJUSTMENT**

Offset and Gain may be trimmed by installing external Offset and Gain potentiometers. Connect these potentiometers as shown in Figure 5. TCR of the potentiometers should be  $100\text{ppm}/^{\circ}\text{C}$  or less. The  $1\text{M}\Omega$  and  $3.9\text{M}\Omega$  resistors (20% carbon or better) should be located close to the DAC811 to prevent noise pickup. If it is not convenient to use these high value resistors, an equivalent "T" network, as shown in Figure 6, may be substituted in each case. The Gain Adjust (pin 22) is a high impedance point and a  $0.001\mu\text{F}$  to  $0.01\mu\text{F}$  ceramic capacitor should be connected from this pin to Analog Common to reduce noise pickup in all applications, including those not employing external gain adjustment. Excessive capacitance on the Gain Adjust or Offset Adjust pin may affect slew rate and settling time.




FIGURE 6. Equivalent Resistances.

#### **OUTPUT RANGE CONNECTIONS**

Internal scaling resistors provided in the DAC811 may be connected to produce bipolar output voltage ranges of  $\pm 10V$  and  $\pm 5V$  or a unipolar output voltage range of 0 to +10V. The 20V range ( $\pm 10V$  bipolar range) is internally connected. Refer to Figure 7. Connections for the output ranges are listed in Table IV.




FIGURE 7. Output Amplifier Voltage Range Scaling Circuit.

OUTPUT	DIGITAL	CONNECT	CONNECT
RANGE	INPUT CODES	PIN 25 TO	PIN 27 TO
0 to +10V	USB	24	23
±5	BOB or BTC	24	26
±10V	BOB or BTC	NC	26

TABLE IV. Output Range Connections.

#### **APPLICATIONS**

#### MICROCOMPUTER BUS INTERFACING

The DAC811 interface logic allows easy interface to microcomputer bus structures. The control signal  $\overline{WR}$  is derived from external device select logic and the I/O Write or Memory Write (depending upon the system design) signals from the microcomputer.

The latch enable lines  $\overline{N_A}$ ,  $\overline{N_B}$ ,  $\overline{N_C}$  and  $\overline{LDAC}$  determine which of the latches are enabled. It is permissible to enable two or more latches simultaneously, as shown in some of the following examples.

The double-buffered latch permits data to be loaded into the input latches of several DAC811s and later strobed into the D/A latch of all D/As, simultaneously updating all analog outputs. All the interface schemes shown below use a base address decoder. If blocks of memory are used, the base address decoder can be simplified or eliminated altogether. For instance, if half the memory space is unused, address line A15 of the microcomputer can be used as the chip select control.

#### 4-BIT INTERFACE

An interface to a 4-bit microcomputer is shown in Figure 8. Each DAC811 occupies four address locations. A 74LS139 provides the two-to-four decoder and selects it with the base address. Memory Write  $(\overline{WR})$  of the microcomputer is connected directly to the  $\overline{WR}$  pin of the DAC811. An 8205 decoder is an alternative to the 74LS139.



**DAC811** 

#### **8-BIT INTERFACE**

The control logic of DAC811 permits interfacing to right-justified data formats, as illustrated in Figure 9. When a 12-bit D/A converter is loaded from an 8-bit bus, two bytes of data are required. Figures 10 and 11 show an addressing scheme for right-justified and left-justified data respectively. The base address is decoded from the high-order address bits.  $A_0$  and  $A_1$  address the appropriate latches. Note that adjacent addresses are used. For the right-justified case,  $\rm X10_{16}$  loads the 8LSBs, and  $\rm X01_{16}$  loads the 4MSBs and simultaneously transfers input latch data to the D/A latch. Addresses  $\rm X00_{16}$  and  $\rm X11_{16}$  are not used.

Left-justified data is handled in a similar manner, shown in Figure 11. The DAC811 still occupies two adjacent locations in the microcomputer's memory map.




FIGURE 8. Addressing and Control for 4-Bit Microcomputer Interface.




FIGURE 9. 12-Bit Data Format for 8-Bit Systems.




FIGURE 10. Right-Justified Data Bus Interface.




FIGURE 11. Left-Justified Data Bus Interface.



### INTERFACING MULTIPLE DAC811s IN 8-BIT SYSTEMS

Many applications, such as automatic test systems, require that the outputs of several D/A converters be updated simultaneously. The interface shown in Figure 12 uses a 74LS138 decoder to decode a set of eight adjacent addresses, to load the input latches of four DAC811s. The example shows a right-justified data format.

A ninth address using  $A_3$  causes all DAC811s to be updated simultaneously. If a particular DAC811 is always loaded last—for instance, D/A #4— $A_3$  is not needed, thus saving eight address spaces for other uses. Incorporate  $A_3$  into the base address decoder, remove the inverter, connect the common  $\overline{LDAC}$  line to  $\overline{N_C}$  of D/A #4, and connect D1 of the 74LS138 to +5V.

#### 12- AND 16-BIT MICROCOMPUTER INTERFACE

For this application, the input latch enable lines,  $N_A$ ,  $N_B$  and  $\overline{N}_{C_*}$  are tied low, causing the latches to be transparent. The D/A latch, and therefore DAC811, is selected by the address decoder and strobed by  $\overline{WR}$ .




FIGURE 12. Interfacing Multiple DAC811s to an 8-Bit Bus.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

9