



DAC715

16-BIT DIGITAL-TO-ANALOG CONVERTER WITH 16-BIT BUS INTERFACE

FEATURES

- HIGH-SPEED 16-BIT PARALLEL DOUBLE-BUFFERED INTERFACE
- VOLTAGE OUTPUT: 0 to +10V
- 13-, 14-, 15-BIT LINEARITY GRADES
- 15-BIT MONOTONIC OVER TEMPERATURE (K GRADE)
- POWER DISSIPATION: 600mW max
- GAIN AND OFFSET ADJUST: Convenient for Auto-Cal D/A Converters
- 28-LEAD DIP AND SOIC PACKAGES

DESCRIPTION

DAC715 is a complete 16-bit resolution D/A converter.


DAC715 has a precision +10V temperature compensated voltage reference, output amplifier and 16-bit port bus interface.

The digital interface is fast, 60ns minimum write pulse width, is double-buffered and has a CLEAR function that resets the analog output to half scale.

GAIN and OFFSET adjustment inputs are arranged so that they can be easily trimmed by external D/A converters as well as by potentiometers.

DAC715 is available in two linearity error performance grades: ±4LSB DAC715P and U, ±2LSB DAC715PB/PK or UB/UK. DAC715 is specified at power supply voltages of ±12V and ±15V.

DAC715 is packaged in a 28-pin 0.3" wide plastic DIP and in a 28-lead wide-body plastic SOIC. The DAC715P, DAC715U, DAC715PB, and DAC715UB are specified over the -40°C to +85°C temperature range, and the DAC715PK and DAC715UK are specified from 0°C to +70°C.



International Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706

Tel: (520) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

SPECIFICATIONS

ELECTRICAL

At $T_A = +25^{\circ}C$, $V_{CC} = \pm 15V$, $V_{DD} = +5V$, and after a 10-minute warm-up unless otherwise noted.

	DAC715P, U		DAC715PB, UB		DAC715PK, UK					
PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT										
RESOLUTION			16			*			*	Bits
DIGITAL INPUTS										2.10
Input Code	Binary -	' Гwo's Com	plement		*			*		
Logic Levels ⁽¹⁾ : V _{IH}	+2.0		+V _{CC} - 1.4	*		*	*		*	V
V _{IL}	0		+0.8	*		*	*		*	V
$I_{IH} (V_I = +2.7V)$			±10			*			*	μΑ
$I_{IL} (V_I = +0.4V)$			±10			*			*	μΑ
TRANSFER CHARACTERISTICS										
ACCURACY										
Linearity Error			±4			±2			±2	LSB
T _{MIN} to T _{MAX}			±8			±4			±2	LSB
Differential Linearity Error			±4			±2			±2	LSB
T_{MIN} to T_{MAX}			±8			±4			±2	LSB
Monotonicity Over Temp	13			14			15			Bits
Gain Error ⁽³⁾			±0.1			±0.1			*	%
T _{MIN} to T _{MAX}			±0.2			±0.15			*	% % FCD(2)
Offset Error ⁽³⁾ T _{MIN} to T _{MAX}			±0.1 ±0.2			*			*	% FSR ⁽²⁾ % FSR
Power Supply Sensitivity Of Full Scale			±0.003			*			*	% FSR/%V _{CC}
. ever cappi, consumy or i an coare			±30			*			*	PPM FSR/%V _C
DYNAMIC PERFORMANCE										<u> </u>
Settling Time (to $\pm 0.003\%$ FSR, $5k\Omega$ II 500	OpF Load\ ⁽⁴									
10V Output Step		l 6	10		*	*		*	*	μs
1 LSB Output Step ⁽⁵⁾		4			*			*		μs
Output Slew Rate		10			*			*		V/μs
Total Harmonic Distortion + Noise										
0dB, 1001Hz, $f_S = 100kHz$		0.005			*			*		%
-20 dB, 1001 Hz, $f_S = 100$ kHz		0.03			*			*		%
-60 dB, 1001Hz, $f_S = 100$ kHz		3.0			•			•		%
SINAD $1001Hz$, $f_S = 100kHz$		87			*			*		dB
Digital Feedthrough ⁽⁵⁾		2			*			*		nV-s
Digital-to-Analog Glitch Impulse ⁽⁵⁾		15			*			*		nV-s
Output Noise Voltage (includes Reference	e)	120			*			*		nV√Hz
ANALOG OUTPUT	ĺ									
Output Voltage Range										
$+V_{CC}$, $-V_{CC} = \pm 11.4V$	0 to +10			*			*			V
Output Current	±5			*			*			mA
Output Impedance		0.1			*			*		Ω
Short Circuit to ACOM								_		
Duration		Indefinite								
REFERENCE VOLTAGE	.0.075	.40.000	.40.005	*			.		.	.,
Voltage	+9.975 +9.960	+10.000	+10.025 +10.040	*	*	*	. *	*	*	V V
T _{MIN} to T _{MAX} Output Resistance	+9.960	1	+10.040		*			*		Ω
Source Current	2	'		*			*			mA
Short Circuit to ACOM, Duration	I -	Indefinite			*			*		,
POWER SUPPLY REQUIREMENTS										
Voltage: +V _{CC}	+11.4	+15	+16.5	*	*	*	*	*	*	l v
-V _{CC}	-11.4	-15	-16.5	*	*	*	*	*	*	v
Current (no load, ±15V Supplies)	1									
+V _{CC}		13	15		*	*		*	*	mA
-V _{CC}		22	25		*	*		*	*	mA
Power Dissapation ⁽⁶⁾	1	525	600		*	*		*	*	mW
TEMPERATURE RANGE										
Specification			_	*			_			
All Grades	-40 60		+85	*		. *	0		+70 *	°C
Storage Thermal Resistance θ_{JA}	-60		+150	-		"	l "		"	°C
DIP Package		75			*			*		°C/W
		, , ,				1		1	1	. 0, **

^{*}Specifications are the same as grade to the left.

NOTES: (1) Digital inputs are TTL and +5V CMOS compatible over the specification temperature range. (2) FSR means Full Scale Range. For example, for a 0 to +10V output, FSR = 10V. (3) Errors externally adjustable to zero. (4) Maximum represents greater than the 3σ limit. Not 100% tested for this parameter. (5) For the worst case code changes: FFFF_{HEX} to 0000_{HEX} and 0000_{HEX} to FFFF_{HEX}. These are Binary Two's Complement (BTC) codes. (6) Typical supply voltages times maximum currents.



ABSOLUTE MAXIMUM RATINGS

$\begin{array}{llllllllllllllllllllllllllllllllllll$
V _{OUT} Indefinite Short to COMMON Power Dissipation 750mW Storage Temperature -60°C to +150°C
Lead Temperature (soldering, 10s) +300°C NOTE: Stresses above those listed under "Absolute Maximum Ratings" may

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

PACKAGE INFORMATION


MODEL	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾
DAC715P	Plastic DIP	246
DAC715U	Plastic SOIC	217
DAC715PB	Plastic DIP	246
DAC715UB	Plastic SOIC	217
DAC715PK	Plastic DIP	246
DAC715UK	Plastic SOIC	217

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

ORDERING INFORMATION

MODEL	PACKAGE	TEMPERATURE RANGE	LINEARITY ERROR MAX at +25°C
DAC715P	Plastic DIP	-40°C to +85°C	±4LSB
DAC715U	Plastic SOIC	-40°C to +85°C	±4LSB
DAC715PB	Plastic DIP	-40°C to +85°C	±2LSB
DAC715UB	Plastic SOIC	-40°C to +85°C	±2LSB
DAC715PK	Plastic DIP	0°C to 70°C	±2LSB
DAC715UK	Plastic SOIC	0°C to 70°C	±2LSB

TIMING DIAGRAM



TIMING SPECIFICATIONS

$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}, \ +V_{CC} = +12\text{V or } +15\text{V}, \ -V_{CC} = -12\text{V or } -15\text{V}.$						
SYMBOL	PARAMETER	MIN	MAX	UNITS		
t _{DW}	Data Valid to End of WR	50		ns		
t _{AW}	\overline{A}_0 , \overline{A}_1 Valid to End of \overline{WR}	50		ns		
t _{AH}	\overline{A}_0 , \overline{A}_1 Hold after End of \overline{WR}	10		ns		
t _{DH}	Data Hold after end of WR	10		ns		
t _{WP} ⁽¹⁾	Write Pulse Width	50		ns		
t _{CP}	CLEAR Pulse Width	200		ns		

NOTES: (1) For single-buffered operation, t_{WP} is 80ns min. Refer to page 10.

TRUTH TABLE

$\overline{A_0}$	A ₁	WR	CLR	DESCRIPTION
0	1	$1 \rightarrow 0 \rightarrow 1$	1	Load Input Latch
1	0	$1 \rightarrow 0 \rightarrow 1$	1	Load D/A Latch
1	1	$1 \rightarrow 0 \rightarrow 1$	1	No Change
0	0	0	1	Latches Transparent
Χ	Χ	1	1	No Change
Х	Х	Х	0	Reset D/A Latch



3

ELECTROSTATIC DISCHARGE SENSITIVITY


Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.



DAC715

PIN CONFIGURATION



PIN DESCRIPTIONS


PIN	LABEL	DESCRIPTION
1	DCOM	Power Supply return for digital currents.
2	ACOM	Analog Supply Return.
3	V _{OUT}	0 to +10V D/A Output.
4	Off Adj	Offset Adjust.
5	V _{REF OUT}	Voltage Reference Output.
6	Gain Adj	Gain Adjust.
7	+V _{CC}	+12V to +15V Supply.
8	-V _{CC}	-12V to -15V Supply.
9	CLR	CLEAR. Sets D/A output to Half Scale
•		(Active Low).
10	WR	Write (Active Low).
11	\overline{A}_1	Enable for D/A latch (Active Low).
12	$\overline{A_0}$	Enable for Input latch (Active Low).
13	D15	Data Bit 15 (Most Significant Bit).
14	D14	Data Bit 14.
15	D13	Data Bit 13.
16	D12	Data Bit 12.
17	D11	Data Bit 11.
18	D10	Data Bit 10.
19	D9	Data Bit 9.
20	D8	Data Bit 8.
21	D7	Data Bit 7.
22	D6	Data Bit 6.
23	D5	Data Bit 5.
24	D4	Data Bit 4.
25	D3	Data Bit 3.
26	D2	Data Bit 2.
27	D1	Data Bit 1.
28	D0	Data Bit 0 (Least Significant Bit).


The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.





TYPICAL PERFORMANCE CURVES


At T_A = +25°C, and V_{CC} = ±15V unless otherwise noted.














DISCUSSION OF SPECIFICATIONS

LINEARITY ERROR

Linearity error is defined as the deviation of the analog output from a straight line drawn between the end points of the transfer characteristic.

DIFFERENTIAL LINEARITY ERROR

Differential linearity error (DLE) is the deviation from 1LSB of an output change from one adjacent state to the next. A DLE specification of ±1/2LSB means that the output step size can range from 1/2LSB to 3/2LSB when the digital input code changes from one code word to the adjacent code word. If the DLE is more positive than -1LSB, the D/A is said to be monotonic.

MONOTONICITY

A D/A converter is monotonic if the output either increases or remains the same for increasing digital input values. Monotonicity of DAC715 is guaranteed over the specification temperature range to 13-, 14-, and 15-bits for performance grades DAC715P/U, DAC715PB/UB, and DAC715PK/UK, respectively.

SETTLING TIME

Settling time is the total time (including slew time) for the D/A output to settle to within an error band around its final value after a change in input. Settling times are specified to within $\pm 0.003\%$ of Full Scale Range (FSR) for an output step change of 10V and 1LSB. The 1LSB change is measured at the Major Carry (FFFF_{HEX} to 0000_{HEX} , and 0000_{HEX} to FFFF_{HEX}: BTC codes), the input transition at which worst-case settling time occurs.

TOTAL HARMONIC DISTORTION + NOISE

Total harmonic distortion + noise is defined as the ratio of the square root of the sum of the squares of the values of the harmonics and noise to the value of the fundamental frequency. It is expressed in % of the fundamental frequency amplitude at sampling rate $f_{\rm S}$.

SIGNAL-TO-NOISE AND DISTORTION RATIO (SINAD)

SINAD includes all the harmonic and outstanding spurious components in the definition of output noise power in addition to quantizing and internal random noise power. SINAD is expressed in dB at a specified input frequency and sampling rate, f_s.

DIGITAL-TO-ANALOG GLITCH IMPULSE

The amount of charge injected into the analog output from the digital inputs when the inputs change state. It is measured at half scale at the input codes where as many as possible switches change state—from $7FFF_{HEX}$ to 8000_{HEX} .

DIGITAL FEEDTHROUGH

When the A/D is not selected, high frequency logic activity on the digital inputs is coupled through the device and shows up as output noise. This noise is digital feedthrough.

OPERATION

DAC715 is a monolithic integrated-circuit 16-bit D/A converter complete with 16-bit D/A switches and ladder network, voltage reference, output amplifier and microprocessor bus interface.

INTERFACE LOGIC

DAC715 has double-buffered data latches. The input data latch holds a 16-bit data word before loading it into the second latch, the D/A latch. This double-buffered organization permits simultaneous update of several D/A converters. All digital control inputs are active low. Refer to block diagram of Figure 1.

All latches are level-triggered. Data present when the enable inputs are logic "0" will enter the latch. When the enable inputs return to logic "1", the data is latched.

The CLR input resets both the input latch and the D/A latch to give a half scale output.

LOGIC INPUT COMPATIBILITY

DAC715 digital inputs are TTL compatible (1.4V switching level) with low leakage, high impedance inputs. Thus the inputs are suitable for being driven by any type of 5V logic such as 5V CMOS logic. An equivalent circuit of a digital input is shown in Figure 2.

Data inputs will float to logic "0" and control inputs will float to logic "0" if left unconnected. It is recommended that any unused inputs be connected to DCOM to improve noise immunity.

Digital inputs remain high impedance when power is off.

INPUT CODING

DAC715 is designed to accept positive-true binary two's complement (BTC) input codes. For unipolar analog output configuration, a digital input of $7FFF_{HEX}$ gives a full scale output, 8000_{HEX} gives a zero output, and 0000_{HEX} gives half scale output.

INTERNAL REFERENCE

DAC715 contains a +10V reference.

The reference output may be used to drive external loads, sourcing up to 2mA. The load current should be constant, otherwise the gain of the converter will vary.






FIGURE 1. DAC715 Block Diagram.




FIGURE 2. Equivalent Circuit of Digital Inputs.

OUTPUT VOLTAGE SWING

The output amplifier of DAC715 is committed to a 0 to +10V output range. DAC715 will provide a 0 to +10V output swing while operating on $\pm 11.4V$ or higher voltage supplies.

GAIN AND OFFSET ADJUSTMENTS

Figure 3 illustrates the relationship of offset and gain adjustments for a unipolar connected D/A converter. Offset should be adjusted first to avoid interaction of adjustments. See Table I for calibration values and codes. These adjustments have a minimum range of $\pm 0.3\%$.




FIGURE 3. Relationship of Offset and Gain Adjustments.

Offset Adjustment

Apply the digital input code that produces zero output voltage and adjust the offset potentiometer or the offset adjust D/A converter for 0V.



DAC715 CALIBRATION VALUES 1 LEAST SIGNIFICANT BIT = 152μV						
DIGITAL INPUT CODE BINARY TWO'S COMPLEMENT, BTC	ANALOG OUTPUT (V)	DESCRIPTION				
7FFF _H	+9.999847	+ Full Scale -1LSB				
4000 _H	7.5	3/4 Scale				
0001 _H		Half Scale + 1LSB				
0000 _H	5	Half Scale				
FFFF _H	4.999847	Half Scale – 1LSB				
C000 _H	2.5	1/4 Scale				
8000 _H	0	Zero				

TABLE I. Digital Input and Analog Output Voltage Calibration Values.

Gain Adjustment

Apply the digital input that gives the maximum positive voltage output. Adjust the gain potentiometer or the gain adjust D/A converter for this positive full scale voltage.

INSTALLATION

GENERAL CONSIDERATIONS

Due to the high-accuracy of these D/A converters, system design problems such as grounding and contact resistance become very important. A 16-bit converter with a 10V full-scale range has a 1LSB value of 152 μ V. With a load current of 5mA, series wiring and connector resistance of only 60m Ω will cause a voltage drop of 300 μ V. To understand what this means in terms of a system layout, the resistivity of a typical 1 ounce copper-clad printed circuit board is 1/2 m Ω per square. For a 5mA load, a 10 milliinch wide printed circuit conductor 60 milliinches long will result in a voltage drop of 150 μ V.

The analog output of DAC715 has an LSB size of $152\mu V$ (-96dB). The noise floor of the D/A must remain below this level in the frequency range of interest. The DAC715's noise spectral density (which includes the noise contributed by the internal reference,) is shown in the Typical Performance Curves section.

Wiring to high-resolution D/A converters should be routed to provide optimum isolation from sources of RFI and EMI. The key to elimination of RF radiation or pickup is small loop area. Signal leads and their return conductors should be kept close together such that they present a small capture cross-section for any external field. Wire-wrap construction is not recommended.

POWER SUPPLY AND REFERENCE CONNECTIONS

Power supply decoupling capacitors should be added as shown in Figure 4. Best performance occurs using a 1 to $10\mu F$ tantalum capacitor at $-V_{CC}$. Applications with less

critical settling time may be able to use $0.01\mu F$ at $-V_{CC}$ as well as at $+V_{CC}$. The capacitors should be located close to the package.




FIGURE 4. Power Supply Connections.

DAC715 has separate ANALOG COMMON and DIGITAL COMMON pins. The current through DCOM is mostly switching transients and are up to 1mA peak in amplitude. The current through ACOM is typically 5µA for all codes.

Use separate analog and digital ground planes with a single interconnection point to minimize ground loops. The analog pins are located adjacent to each other to help isolate analog from digital signals. Analog signals should be routed as far as possible from digital signals and should cross them at right angles. A solid analog ground plane around the D/A package, as well as under it in the vicinity of the analog and power supply pins, will isolate the D/A from switching currents. It is recommended that DCOM and ACOM be connected directly to the ground planes under the package.

If several DAC715s are used or if DAC715 shares supplies with other components, connecting the ACOM and DCOM lines together once at the power supplies rather than at each chip may give better results.

LOAD CONNECTIONS

Since the reference point for V_{OUT} and $V_{REF\,OUT}$ is the ACOM pin, it is important to connect the D/A converter load directly to the ACOM pin. Refer to Figure 5.

Lead and contact resistances are represented by R_1 through R_3 . As long as the load resistance R_L is constant, R_1 simply introduces a gain error and can be removed by gain adjustment of the D/A or system-wide gain calibration. R_2 is part of R_1 if the output voltage is sensed at ACOM.

In some applications it is impractical to return the load to the ACOM pin of the D/A converter. Sensing the output voltage at the SYSTEM GROUND point is reasonable, because



there is no change in DAC715 ACOM current, provided that R_3 is a low-resistance ground plane or conductor. In this case you may wish to connect DCOM to SYSTEM GROUND as well.

GAIN AND OFFSET ADJUST

Connections Using Potentiometers

GAIN and OFFSET adjust pins provide for trim using external potentiometers. 15-turn potentiometers provide sufficient resolution. Range of adjustment of these trims is at least $\pm 0.3\%$ of Full Scale Range. Refer to Figure 6.

Using D/A Converters

The GAIN ADJUST and OFFSET ADJUST circuits of DAC715 have been arranged so that these points may be easily driven by external D/A converters. Refer to Figure 7. 12-bit D/A converters provide an OFFSET adjust resolution and a GAIN adjust resolution of $30\mu V$ to $50\mu V$ per LSB step.

Nominal values of GAIN and OFFSET occur when the D/A converters outputs are at approximately half scale, 0V.

DIGITAL INTERFACE

BUS INTERFACE

DAC715 has 16-bit double-buffered data bus interface with control lines for easy interface to interface to a 16-bit bus. The double-buffered feature permits update of several D/As simultaneously.

 $\overline{A_0}$ is the enable control for the DATA INPUT LATCH. $\overline{A_1}$ is the enable for the D/A LATCH. \overline{WR} is used to strobe data into latches enabled by $\overline{A_0}$, and $\overline{A_1}$. Refer to the block diagram of Figure 1 and to Timing Diagram on page 3.

 $\overline{\text{CLR}}$ sets the INPUT DATA LATCH to zeros and the D/A LATCH to a code that gives half scale 5V at the D/A output.




FIGURE 5. System Ground Considerations for High-Resolution D/A Converters.

SINGLE-BUFFERED OPERATION

To operate the DAC715 interface as a single-buffered latch, the DATA INPUT LATCH is permanently enabled by connecting \overline{A}_0 to DCOM. If \overline{A}_1 is not used to enable the D/A, it should be connected to DCOM also. For this mode of operation, the width of \overline{WR} will need to be at least 80ns minimum to pass data through the DATA INPUT LATCH and into the D/A LATCH.

TRANSPARENT INTERFACE

The digital interface of the DAC715 can be made transparent by asserting \overline{A}_0 , \overline{A}_1 , and \overline{WR} LOW, and asserting \overline{CLR}




FIGURE 6. Manual Offset and Gain Adjust Circuits.




FIGURE 7. Gain and Offset Adjustment Using D/A Converters.