

# Microprocessor-Compatible 12-BIT DIGITAL-TO-ANALOG CONVERTER 

## FEATURES

- $\pm 1 / 2 L S B$ MAX NONLINEARITY OVER TEMPERATURE
- MONOTONICITY GUARANTEED OVER TEMPERATURE
- MICROCOMPUTER INTERFACE: Double-Buffered Latch
- VOLTAGE OUTPUT: $\pm 10 \mathrm{~V}, \pm 5 \mathrm{~V},+10 \mathrm{~V}$

With $\pm 12 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ Supplies

- LOW POWER DISSIPATION: 345mW typ
- PIN COMPATIBLE WITH AD667


## DESCRIPTION

The DAC667 is a complete monolithic integrated circuit microprocessor-compatible 12-bit digital-to-analog converter. It includes a precision voltage reference, microcomputer interface logic, double-buffered latch, and a 12-bit D/A converter with a voltage output amplifier. Fast current switches and a laser-trimmed thin-film resistor network provide a highly accurate and fast D/A converter.

A double-buffered latch facilitates microcomputer interfacing to $4-, 8$-, 12 -, or 16 -bit data buses. The input buffer latch holds the 12 -bit data until it is transferred to an internal 12-bit D/A converter latch, giving precise timing control over an analog output change.
The DAC667 is specified to $\pm 1 / 4 \mathrm{LSB}$ maximum linearity error ( B and K grades) at $+25^{\circ} \mathrm{C}$ and $\pm 1 / 2$ LSB maximum over the temperature range. All grades are guaranteed monotonic over the specification temperature range. The DAC667 is available in two performance grades and in 28-pin, $0.6^{\prime \prime}$ wide plastic and ceramic DIP package types.


International Airport Industrial Park • Mailing Address: POBox 11400 - Tucson, AZ85734 - Street Address: 6730 S. Tucson Blvd. . Tucson, AZ 85706 Tel:(520) 746-1111 • Twx:910-952-1111 • Cable: BBRCORP • Telex:066-6491 - FAX:(520) 889-1510 • Immediate Product Info: (800) 548-6132

## SPECIFICATIONS

## ELECTRICAL

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \pm 12 \mathrm{~V} . \pm 15 \mathrm{~V}$ power supplies unless otherwise noted.

| PARAMETER | DAC667JP |  |  | DAC667KP |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| DIGITAL INPUTS <br> Resolution Logic Levels (TTL Compatible, $\mathrm{T}_{\text {MIN }}$ to $\left.\mathrm{T}_{\text {MAX }}\right)^{(1)}$ <br> $\mathrm{V}_{\mathrm{IH}}$ (Logic 1) <br> $\mathrm{V}_{\mathrm{IL}}$ (Logic 0) <br> $\mathrm{I}_{\mathrm{H}}\left(\mathrm{VI}_{\mathrm{H}}=5.5 \mathrm{~V}\right)$ <br> $\mathrm{I}_{\mathrm{IL}}\left(\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}\right)$ | $\begin{gathered} +2 \\ 0 \end{gathered}$ | 3 1 | $\begin{gathered} 12 \\ +5.5 \\ +0.8 \\ 10 \\ 5 \end{gathered}$ | * | * |  | Bits <br> V <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| ACCURACY <br> Linearity Error at $+25^{\circ} \mathrm{C}$ $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }} \text { to } \mathrm{T}_{\text {MAX }}$ <br> Differential Linearity Error at $+25^{\circ} \mathrm{C}$ $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }} \text { to } \mathrm{T}_{\mathrm{MAX}}$ <br> Gain Error ${ }^{(2)}$ <br> Unipolar Offset Error ${ }^{(2)}$ <br> Bipolar Zero ${ }^{(2)}$ | Mon | $\begin{aligned} & \pm 1 / 4 \\ & \pm 1 / 2 \end{aligned}$ $\pm 1 / 2$ <br> nicity Gua $\pm 0.1$ $\begin{gathered} \pm 1 \\ \pm 0.05 \end{gathered}$ | $\begin{gathered} \pm 1 / 2 \\ \pm 3 / 4 \\ \pm 3 / 4 \\ \text { nteed } \\ \pm 0.2 \\ \pm 2 \\ \pm 0.1 \end{gathered}$ |  | $\begin{aligned} & \pm 1 / 8 \\ & \pm 1 / 4 \\ & \pm 1 / 4 \end{aligned}$ | $\begin{aligned} & \pm 1 / 4 \\ & \pm 1 / 2 \\ & \pm 1 / 2 \end{aligned}$ | $\begin{gathered} \text { LSB } \\ \text { LSB } \\ \text { LSB } \\ \text { LSB } \\ \text { \% of FSR } \end{gathered}$ |
| DRIFT <br> Differential Linearity <br> Gain (Full Scale), $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ to $\mathrm{T}_{\text {MIN }}$ or $\mathrm{T}_{\text {MAX }}$ Unipolar Offset, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ to $\mathrm{T}_{\text {MIN }}$ or $\mathrm{T}_{\text {MAX }}$ Bipolar Zero, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ to $\mathrm{T}_{\text {MIN }}$ or $\mathrm{T}_{\text {MAX }}$ |  | $\begin{aligned} & \pm 2 \\ & \pm 5 \\ & \pm 1 \\ & \pm 5 \end{aligned}$ | $\begin{gathered} \pm 30 \\ \pm 3 \\ \pm 10 \end{gathered}$ |  |  | $\stackrel{ \pm 15}{*}$ | ppm of $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$ <br> ppm of FSR $/{ }^{\circ} \mathrm{C}$ <br> ppm of $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$ <br> ppm of $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$ |
| CONVERSION SPEED <br> Settling Time to $\pm 0.01 \%$ of FSR for FSR Chang <br> With $10 \mathrm{k} \Omega$ Feedback <br> With $5 k \Omega$ Feedback <br> For LSB Change <br> Slew Rate |  | $\begin{aligned} & 3 \\ & 2 \\ & 2 \end{aligned}$ | 4 3 | * | * | * | $\begin{gathered} \mu \mathrm{s} \\ \mu \mathrm{~s} \\ \mu \mathrm{~s} \\ \mathrm{~V} / \mu \mathrm{s} \end{gathered}$ |
| ANALOG OUTPUT <br> Ranges ${ }^{(4)}$ <br> Output Current <br> Output Impedance (DC) <br> Short Circuit Current | $\pm \pm$ ¢2. | $\pm 5, \pm 10,+5$ 0.05 |  | * |  | * | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \Omega \\ \mathrm{~mA} \end{gathered}$ |
| REFERENCE OUTPUT <br> External Current | $\begin{aligned} & 9.9 \\ & 0.1 \end{aligned}$ | $\begin{gathered} 10 \\ 1 \end{gathered}$ | 10.1 | * | * | * | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \end{gathered}$ |
| POWER SUPPLY SENSITIVITY $\mathrm{V}_{\mathrm{CC}}=+11.4 \text { to }+16.5 \mathrm{VDC}$ $\mathrm{V}_{\mathrm{EE}}=-11.4 \text { to }-16.5 \mathrm{VDC}$ |  | $\begin{aligned} & 5 \\ & 5 \end{aligned}$ | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ |  | * | * | ppm of FS/\% ppm of FS/\% |
| POWER SUPPLY REQUIREMENTS <br> Rated Voltages <br> Range ${ }^{(4)}$ <br> Supply Current $\begin{aligned} & +11.4 \text { to }+16.5 \mathrm{VDC} \\ & -11.4 \text { to }-16.5 \mathrm{VDC} \end{aligned}$ | $\pm 11.4$ | $\begin{gathered} \pm 12, \pm 15 \\ \\ 14 \\ 9 \end{gathered}$ | $\begin{gathered} \pm 16.5 \\ 17 \\ 12 \end{gathered}$ | * | * | * | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{~mA} \\ \mathrm{~mA} \end{gathered}$ |
| TEMPERATURE RANGE <br> Specification <br> Operating <br> Storage | $\begin{gathered} 0 \\ -40 \\ -65 \end{gathered}$ |  | $\begin{gathered} +70 \\ +85 \\ +125 \end{gathered}$ | * |  | * | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

Same as specification for DAC667JP.

## ABSOLUTE MAXIMUM RATINGS



## TIMING SPECIFICATIONS

| SYMBOL | PARAMETER | MIN | TYP | MAX | UNITS |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{DC}}$ | Data Valid to End of $\overline{\mathrm{CS}}$ | 50 | - | - | ns |
| $\mathrm{t}_{\mathrm{AC}}$ | Address Valid to End of $\overline{\mathrm{CS}}$ | 100 | - | - | ns |
| $\mathrm{t}_{\mathrm{CP}}$ | $\overline{\mathrm{CS}}$ Pulse Width | 100 | - | - | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data Hold Time | 0 | - | - | ns |
| $\mathrm{t}_{\mathrm{SETT}}$ | Output Voltage Settling Time | - | 2 | 4 | $\mu \mathrm{~s}$ |
| All models, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=+12 \mathrm{~V}$ or $+15 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-12 \mathrm{~V}$ or -15 V.$$ |  |  |  |  |  |

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

ELECTRICAL (CONT)
$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \pm 12 \mathrm{~V} . \pm 15 \mathrm{~V}$ power supplies unless otherwise noted.

| PARAMETER | DAC667AH |  |  | DAC667BH |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| DIGITAL INPUT <br> Resolution <br> Logic Levels (TTL Compatible, $\mathrm{T}_{\text {MIN }}$ to $\left.\mathrm{T}_{\text {MAX }}\right)^{(1)}$ <br> $\mathrm{V}_{\mathrm{IH}}($ Logic 1) <br> $\mathrm{V}_{\text {IL }}$ (Logic 0) <br> $\mathrm{I}_{\mathrm{H}}\left(\mathrm{V}_{\mathrm{IH}}=5.5 \mathrm{~V}\right)$ <br> $\mathrm{I}_{\mathrm{IL}}\left(\mathrm{V}_{\mathrm{IL}}=0.8 \mathrm{~V}\right)$ | $\begin{aligned} & +2 \\ & +0 \end{aligned}$ | 3 1 | $\begin{gathered} 12 \\ +5.5 \\ +0.8 \\ 10 \\ 5 \end{gathered}$ | * | * |  | Bits <br> V <br> V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| ACCURACY <br> Linearity Error at $+25^{\circ} \mathrm{C}$ $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }} \text { to } \mathrm{T}_{\mathrm{MAX}}$ <br> Differential Linearity Error at $+25^{\circ} \mathrm{C}$ $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }} \text { to } \mathrm{T}_{\mathrm{MAX}}$ <br> Gain Error ${ }^{(2)}$ <br> Unipolar Offset Error ${ }^{(2)}$ <br> Bipolar Zero ${ }^{(2)}$ | Mono | $\begin{aligned} & \pm 1 / 4 \\ & \pm 1 / 2 \\ & \pm 1 / 2 \end{aligned}$ <br> nicity Guar $\pm 0.1$ $\pm 1$ $\pm 0.05$ | $\begin{gathered} \pm 1 / 2 \\ \pm 3 / 4 \\ \pm 3 / 4 \\ \text { nteed } \\ \pm 0.2 \\ \pm 2 \\ \pm 0.1 \end{gathered}$ |  | $\begin{aligned} & \pm 1 / 8 \\ & \pm 1 / 4 \\ & \pm 1 / 4 \end{aligned}$ | $\begin{aligned} & \pm 1 / 4 \\ & \pm 1 / 2 \\ & \pm 1 / 2 \end{aligned}$ | LSB LSB LSB LSB \% of FSR LSB \% of FSR |
| DRIFT <br> Differential Linearity <br> Gain (Full Scale), $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ to $\mathrm{T}_{\text {MIN }}$ or $\mathrm{T}_{\text {MAX }}$ Unipolar Offset, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ to $\mathrm{T}_{\text {MIN }}$ or $\mathrm{T}_{\text {MAX }}$ Bipolar Zero, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ to $\mathrm{T}_{\text {MIN }}$ or $\mathrm{T}_{\text {MAX }}$ |  | $\begin{aligned} & \pm 2 \\ & \pm 5 \\ & \pm 1 \\ & \pm 5 \end{aligned}$ | $\begin{gathered} \pm 30 \\ \pm 3 \\ \pm 10 \end{gathered}$ |  | * | $\pm 15$ | ppm of FSR $/{ }^{\circ} \mathrm{C}$ ppm of $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$ ppm of FSR $/{ }^{\circ} \mathrm{C}$ ppm of $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$ |
| CONVERSION SPEED <br> Settling Time to $\pm 0.01 \%$ of FSR for FSR Change ( $2 \mathrm{k} \Omega$ \|| 500 pF Load) <br> With $10 k \Omega$ Feedback <br> With $5 \mathrm{k} \Omega$ Feedback <br> For LSB Change <br> Slew Rate | 8 | 3 2 2 | 4 3 | * |  | * | $\begin{gathered} \mu \mathrm{s} \\ \mu \mathrm{~s} \\ \mu \mathrm{~s} \\ \mathrm{~V} / \mu \mathrm{s} \end{gathered}$ |
| ANALOG OUTPUT <br> Ranges ${ }^{(4)}$ <br> Output Current <br> Output Impedance (DC) <br> Short Circuit Current |  | $\pm 5, \pm 10,+5$ <br> 0.05 | $+10$ $40$ | * | * | * | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \Omega \\ \mathrm{~mA} \end{gathered}$ |
| REFERENCE OUTPUT <br> External Current | $\begin{aligned} & 9.9 \\ & 0.1 \end{aligned}$ | $\begin{gathered} 10 \\ 1 \end{gathered}$ | 10.1 | * | * | * | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \end{gathered}$ |
| POWER SUPPLY SENSITIVITY $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=+11.4 \text { to }+16.5 \mathrm{VDC} \\ & \mathrm{~V}_{\mathrm{EE}}=-11.4 \text { to }-16.5 \mathrm{VDC} \end{aligned}$ |  | $\begin{aligned} & 5 \\ & 5 \end{aligned}$ | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ |  | * | * | ppm of FS/\% <br> ppm of FS/\% |
| POWER SUPPLY REQUIREMENTS <br> Rated Voltages Range ${ }^{(4)}$ <br> Supply Current $\begin{aligned} & +11.4 \text { to }+16.5 \mathrm{VDC} \\ & -11.4 \text { to }-16.5 \mathrm{VDC} \end{aligned}$ | $\pm 11.4$ | $\begin{gathered} \pm 12, \pm 15 \\ \\ 14 \\ 9 \end{gathered}$ | $\begin{gathered} \pm 16.5 \\ 17 \\ 12 \end{gathered}$ | * | * | * | V V <br> mA <br> mA |
| TEMPERATURE RANGE <br> Specification <br> Operating <br> Storage | $\begin{aligned} & -25 \\ & -40 \\ & -65 \end{aligned}$ |  | $\begin{gathered} +85 \\ +85 \\ +150 \end{gathered}$ | * |  | * | $\begin{aligned} & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \\ & { }^{\circ} \mathrm{C} \end{aligned}$ |

* Same as specification for DAC667AH.

NOTES: (1) The digital input specifications are $100 \%$ tested at $+25^{\circ} \mathrm{C}$ and over the full temperature range. (2) Adjustable to zero. (3) FSR means full scale range and is 20 V for $\pm 10 \mathrm{~V}$ range and 10 V for the $\pm 5 \mathrm{~V}$ range. (4) $\pm 10 \mathrm{~V}$ full scale output can be achieved using $\pm 11.4$ supplies

TIMING DIAGRAMS


## Write Cycle \#2

Load second rank from first rank; $\mathrm{A} 2, \mathrm{~A} 1, \mathrm{~A} 0=1$.


## ELECTROSTATIC DISCHARGE SENSITIVITY

Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

PACKAGE INFORMATION

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER $^{(1)}$ |
| :--- | :---: | :---: |
| DAC667JP | 28-Pin Plastic DIP | 215 |
| DAC667KP | 28-Pin Plastic DIP | 215 |
| DAC667AH | 28LD Side-Brazed | 149 |
| DAC667BH | Ceramic DIP <br> 28LD Side-Brazed <br> Ceramic DIP | 149 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## ORDERING INFORMATION

| MODEL | PACKAGE | TEMPERATURE <br> RANGE $\left({ }^{\circ} \mathbf{C}\right.$ ) | LINEARITY ERROR, <br> max at $25^{\circ} \mathbf{C}$ | GAIN TC, max <br> (ppm/ $/{ }^{\circ} \mathbf{C}$ ) |
| :--- | :---: | :---: | :---: | :---: |
| DAC667JP | Plastic DIP | 0 to +70 | $\pm 1 / 2$ LSB | $\pm 30$ |
| DAC667KP | Plastic DIP | 0 to +70 | $\pm 1 / 4$ LSB | $\pm 15$ |
| DAC667AH | Ceramic DIP | -25 to +85 | $\pm 1 / 2$ LSB | $\pm 30$ |
| DAC667BH | Ceramic DIP | -25 to +85 | $\pm 1 / 4$ LSB | $\pm 15$ |

## DISCUSSION OF SPECIFICATIONS

## LINEARITY ERROR

Linearity error is defined as the deviation of the analog output from a straight line drawn between the end points (digital inputs all ones and all zeros). DAC667 linearity error is specified at $\pm 1 / 4 \mathrm{LSB}$ max at $+25^{\circ} \mathrm{C}$ for B and K grades, and $\pm 1 / 2 \mathrm{LSB}$ max for A and J grades.

## DIFFERENTIAL LINEARITY ERROR

Differential linearity error (DLE) is the deviation from a 1LSB output change from one adjacent state to the next. A DLE specification of $1 / 2 \mathrm{LSB}$ means that the output step size can range from $1 / 2 \mathrm{LSB}$ to $3 / 2 \mathrm{LSB}$ when the digital input code changes from one code word to the adjacent code word. If the DLE is more positive than -1 LSB , the $\mathrm{D} / \mathrm{A}$ is said to be monotonic.

## MONOTONICITY

A D/A converter is monotonic if the output either increases or remains the same for increasing digital input values. All grades of the DAC667 are monotonic over their specification temperature range.

## DRIFT

Gain drift is a measure of the change in the full scale range (FSR) output over the specification temperature range. Gain drift is expressed in parts per million per degree Celsius (ppm/ ${ }^{\circ} \mathrm{C}$ ).
Unipolar offset drift is measured with a data input of $000_{\text {HEX }}$. The D/A is configured for unipolar output. Unipolar offset drift is expressed in parts per million of full scale range per degree Celsius ( ppm of $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$ ).

Bipolar zero drift is measured with a data input of $800_{\text {HEX }}$. The D/A is configured for bipolar output. Bipolar zero drift is expressed in parts per million of full scale range per degree Celsius (ppm of $\mathrm{FSR} /{ }^{\circ} \mathrm{C}$ ).

## SETTLING TIME

Settling time is the total time (including slew time) for the output to settle to within an error band around its final value after a change in input. Three settling times are specified to $\pm 0.01 \%$ of full scale range (FSR): two for FSR output changes of 20 V ( $10 \mathrm{k} \Omega$ feedback) and 10 V ( $5 \mathrm{k} \Omega$ feedback), and one for a 1LSB change. The 1LSB change is measured at the major carry $\left(7 \mathrm{FF}_{\mathrm{HEX}}\right.$ to $800_{\mathrm{HEX}}$, and $800_{\mathrm{HEX}}$ to $7 \mathrm{FF}_{\mathrm{HEX}}$ ), the input transition at which worst-case settling time occurs.

## OPERATION

DAC667 is a monolithic integrated-circuit 12-bit D/A converter. It is complete with 12-bit D/A switches and ladder network, voltage reference, output amplifier and microprocessor bus interface as shown in the front-page diagram.

## INTERFACE LOGIC

The bus interface logic of the DAC667 consists of four independently addressable latches in two ranks. The first rank consists of three four-bit input latches which can be loaded directly from a 4-, 8-, 12- or 16-bit microprocessor/ microcontroller bus. These latches hold data temporarily while a complete 12 -bit word is assembled before loading it into the second rank of latches. This double buffered organization prevents the generation of spurious analog output values while the complete word is being assembled.

All latches are level-triggered. Data present when the control signals are logic 0 will enter the latch. When the control signals return to logic 1 , the data is latched. A truth table for the control signals is presented in Table I.

| $\overline{\mathbf{C S}}$ | A3 | A2 | A1 | A0 | OPERATION |
| :---: | :---: | :---: | :---: | :---: | :--- |
| 1 | X | X | X | X | No Operation |
| X | 1 | 1 | 1 | 1 | No Operation |
| 0 | 1 | 1 | 1 | 0 | Enable Four LSBs of First Rank |
| 0 | 1 | 1 | 0 | 1 | Enable Four Middle Bits of First Rank |
| 0 | 1 | 0 | 1 | 1 | Enable Four MSBs of First Rank |
| 0 | 0 | 1 | 1 | 1 | Loads Second Rank from First Rank |
| 0 | 0 | 0 | 0 | 0 | All Latches Transparent |
| X = Don't care. |  |  |  |  |  |

TABLE I. DAC667 Truth Table.

It is permissible to enable more than one of the latches simultaneously. If a first rank latch is enabled coincident with the second rank latch, the data will reach the second rank correctly if the timing specifications on page 2 are met.

## LOGIC INPUT COMPATIBILITY

The DAC667 digital inputs are TTL compatible (1.4V switching level) with a low leakage, high input impedance. Thus the inputs are suitable for being driven by any type of 5 V logic. An equivalent circuit of a digital input is shown in Figure 1.


FIGURE 1. Equivalent Digital Input Circuit.

DAC667 data inputs will float to logic 1 and control inputs will float to logic 0 if left open. It is recommended that any unused inputs be connected to power common to improve noise immunity.

## INPUT CODING

The DAC667 accepts positive-true binary input codes.
Input coding for unipolar analog output is straight binary (USB), where all zeros $\left(000_{\mathrm{HEX}}\right)$ on the data inputs gives a zero analog output and all ones ( $\mathrm{FFF}_{\mathrm{HEX}}$ ) gives an analog output 1LSB below full scale.
Input coding for bipolar analog outputs is bipolar offset binary (BOB), where an input code of $000_{\mathrm{HEX}}$ gives a minus full-scale output, an input of $\mathrm{FFF}_{\text {HEX }}$ gives an output 1LSB below positive full scale, and zero occurs for an input code of $800_{\text {HEX }}$.
The DAC667 can be used with two's complement coding if a logic inverter is used ahead of the MSB input (DB11).

## INTERNAL/EXTERNAL REFERENCE USE

DAC667 contains a +10 V reference which is trimmed to typically $\pm 0.2 \%$ and tested and guaranteed to $\pm 1 \%$. $\mathrm{V}_{\text {REF }}$ out must be connected to $\mathrm{V}_{\text {REF IN }}$ through a gain adjust resistor with a nominal value of $50 \Omega$. A trim potentiometer with a nominal value of $100 \Omega$ can be used to provide adjustment to zero gain error. If an external 10.000 V reference is used, it may be necessary to increase the trim range slightly.
The reference output may be used to drive external loads, sourcing up to 5 mA . The load current should be constant, otherwise the gain (and bipolar offset, if connected) of the converter will vary.
It is possible to use references other than +10 V . The recommended range of reference voltage is from +8 V to +11 V , which allows both 8.192 V and 10.24 V ranges to be used. The DAC667 is optimized for fixed-reference applications. If the reference voltage is expected to vary over a wide range, a CMOS multiplying $\mathrm{D} / \mathrm{A}$ is a better choice.

## GAIN AND OFFSET ADJUSTMENTS

Figures 2 and 3 illustrate the relationship of offset and gain adjustments to a unipolar- and a bipolar-connected DAC667. Offset should be adjusted first to avoid interaction of adjustments.

## Offset Adjustment

For unipolar (USB) operation, apply the digital input code that should produce zero voltage output and adjust the offset potentiometer for zero output. For bipolar (BOB, BTC) operation, apply the digital input code that produces the maximum negative output voltage and adjust the offset potentiometer for minus full scale voltage. See Table II for calibration values and codes.


FIGURE 2. Relationship of Offset and Gain Adjustments for a Unipolar D/A Converter.


FIGURE 3. Relationship of Offset and Gain Adjustments for a Bipolar D/A Converter.

## Gain Adjustment

For either unipolar or bipolar operation, apply the digital input that gives the maximum positive voltage output. Adjust the gain potentiometer for this positive full scale voltage. See Table II for calibration values.

| DIGITAL | ANALOG OUTPUT |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{0}$ to +5V | $\mathbf{0}$ to +10V | $\pm \mathbf{2 . 5 V}$ | $\pm \mathbf{5 V}$ | $\pm \mathbf{1 0 V}$ |
| FFF $_{\text {HEX }}$ | +4.9987 V | +9.9976 V | +2.4987 V | +4.9976 V | +9.9951 V |
| $800_{\text {HEX }}$ | +2.5000 V | +5.0000 V | 0.0000 V | 0.0000 V | 0.0000 V |
| 7FF $_{\text {HEX }}$ | +2.4987 V | +4.9976 V | -0.0013 V | -0.0024 V | -0.0049 V |
| $000_{\text {HEX }}$ | 0.0000 V | 0.0000 V | -2.5000 V | -5.0000 V | -10.0000 V |
| 1LSB $^{2}$ | 1.22 mV | 2.44 mV | 1.22 mV | 2.44 mV | 4.88 mV |

TABLE II. Calibration Values.

## SETTLING TIME PERFORMANCE

The switches, reference and output amplifier of the DAC667 are designed for optimum settling time performance (Figure $4)$. Figure 4 a shows the full scale range step response, $\mathrm{V}_{\text {OUT }}$ -10 V to +10 V to -10 V , for data input $000_{\mathrm{HEX}}$ to $\mathrm{FFF}_{\mathrm{HEX}}$ to $000_{\text {HEX }}$. Figure 4 b shows the settling time response at plus full scale $(+10 \mathrm{~V})$ for an output transition from -10 V to +10 V . Figure 4 c shows the settling time response at minus full scale $(-10 \mathrm{~V})$ for an output transition from +10 V to -10 V . Figure 4 d shows the major carry glitch response for input code transitions $7 \mathrm{FF}_{\mathrm{HEX}}$ to $800_{\mathrm{HEX}}$ and for $800_{\mathrm{HEX}}$ to $7 \mathrm{FF}_{\mathrm{HEX}}$.
Unlike the Analog Devices AD667, the Burr-Brown DAC667 does not require an external capacitor ( $\mathrm{C}_{\mathrm{f}}=20 \mathrm{pF}$ ) across $\mathrm{R}_{\text {SPAN }}$ to eliminate overshoot. Using the 20 pF with the Burr-


FIGURE 4. Settling Time Performance, $\mathrm{Z}_{\text {LOAD }}=2 \mathrm{k} \Omega \| 500 \mathrm{pF}$.


FIGURE 5. Power Supply, Gain and Offset Connections.

Brown DAC667 increases the settling time about one microsecond. The DAC667 settling time is specified at $7 \mu \mathrm{~s}$ maximum. The AD667 is specified at $4 \mu \mathrm{~s}$ maximum.

## INSTALLATION

## POWER SUPPLY CONNECTIONS

Note that the metal lid of the ceramic-packaged DAC667 is connected to $-\mathrm{V}_{\mathrm{EE}}$. Take care to avoid accidental short circuits in tightly spaced installations.
Power supply decoupling capacitors should be added as shown in Figure 5. Best settling performance occurs using a $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ tantalum capacitor at $-\mathrm{V}_{\mathrm{EE}}$. Applications with less critical settling time may be able to use $0.01 \mu \mathrm{~F}$ at $-\mathrm{V}_{\mathrm{EE}}$ as well as at $+\mathrm{V}_{\mathrm{CC}}$. The capacitors should be located close to the DAC667 package.
DAC667 features separate digital and analog power supply returns to permit optimum connections for low noise and high speed performance. It is recommended that both power ground (pin 16) and analog ground (AGND, pin 5) be connected directly to a ground plane under the package. If a ground plane is not used, connect the AGND and power ground pins together close to the package. Since the reference point for $\mathrm{V}_{\text {OUT }}$ and $\mathrm{V}_{\text {REF OUT }}$ is the AGND pin, it is also important to connect the load directly to the AGND pin.
The change in current in the AGND pin due to an input data word change from $000_{\text {HEX }}$ to $\mathrm{FFF}_{\mathrm{HEX}}$ is only 1 mA .

## OUTPUT VOLTAGE SWING AND RANGE CONNECTIONS

The DAC667 output amplifier can provide $\pm 10 \mathrm{~V}$ output swing while operating on $\pm 11.4 \mathrm{~V}$ supplies. The Analog Devices AD667 requires a minimum of $\pm 12.5 \mathrm{~V}$ to achieve an output swing of $\pm 10 \mathrm{~V}$.
Internal scaling resistors provided in the DAC667 may be connected to produce bipolar output voltage ranges of $\pm 10 \mathrm{~V}$, $\pm 5 \mathrm{~V}$ or $\pm 2.5 \mathrm{~V}$ or unipolar output voltage ranges of 0 to +5 V or 0 to +10 V . Refer to Figures 6, 7 and 8. Connections for various output ranges are shown in Table III.
The internal feedback resistors ( $5 \mathrm{k} \Omega$ ) and the bipolar offset resistor $(9.95 \mathrm{k} \Omega)$ are trimmed to an absolute tolerance of about $\pm 10 \%$.


FIGURE 6. Output Amplifier Voltage Range Scaling Circuit.

| OUTPUT <br> RANGE | DIGITAL <br> INPUT CODES | CONNECT <br> PIN 9 TO | CONNECT <br> PIN 1 TO | CONNECT <br> PIN 2 TO | CONNECT PIN 4 TO |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\pm 10 \mathrm{~V}$ | Offset Binary | 1 | 9 | NC | 6 (Through $50 \Omega$ fixed or $100 \Omega$ trim resistor.) |
| $\pm 5 \mathrm{~V}$ | Offset Binary | 1 and 2 | 2 and 9 | 1 and 9 | 6 (Through $50 \Omega$ fixed or $100 \Omega$ trim resistor.) |
| $\pm 2.5 \mathrm{~V}$ | Offset Binary | 2 | 3 | 9 | 6 (Through $50 \Omega$ fixed or $100 \Omega$ trim resistor.) |
| 0 to +10 V | Straight Binary | 1 and 2 | 2 and 9 | 1 and 9 | 5 (Or optional trim. See Figure 7. .) |
| 0 to +5 V | Straight Binary | 2 | 3 | 9 | 5 (Or optional trim. See Figure 7.) |

TABLE III. Output Voltage Range Connections.


FIGURE 7. 0 to +10 V Unipolar Voltage Output.


FIGURE 8. $\pm 5$ V Bipolar Voltage Output.

## MICROCOMPUTER <br> BUS INTERFACING

## 8-BIT BUS INTERFACE

The DAC667 interfaces easily to 8-bit microprocessor systems of all types. The control logic makes possible the use of right- or left-justified data formats. Data formats for 8-bit buses are illustrated in Figure 9.


FIGURE 9. 12-Bit Data Formats for 8-Bit Systems.
Whenever a 12 -bit D/A is loaded from an 8-bit bus, two bytes are required. If the software program considers the data to be a 12-bit binary fraction (between 0 and 4095/ 4096), the data is left-justified, with the eight most significant bits in one byte and the remaining bits in the upper half of another byte. Right-justified data calls for the eight least significant bits to occupy one byte, with the four most significant bits residing in the lower half of another byte, simplifying integer arithmetic.
Figure 10 shows an addressing scheme for use with a DAC667 set up for left-justified data in an 8-bit system. The base address is decoded from the high-order address bits and the resultant active-low signal is applied to $\overline{\mathrm{CS}}$. The two LSBs of the address bus are connected as shown to the DAC667 address inputs. The latches now reside in two consecutive locations, with location X01 loading the four LSBs and location X10 loading the eight MSBs and updating the output.
Right-justified data can also be accommodated as shown in Figure 11. The DAC667 still occupies two adjacent locations in the processor's memory map. Location X01 loads the eight LSBs and location X10 loads the four MSBs and updates the output.

## 12- AND 16-BIT BUS INTERFACES

For operation with 12- and 16-bit buses, all four address lines (A0 through A3) are connected to logic 0 , and the latch is enabled by $\overline{\mathrm{CS}}$ asserted low. The DAC667 thus occupies a single memory location.
This configuration uses the first and second rank registers simultaneously. The $\overline{\mathrm{CS}}$ input can be driven from an activelow decoded address. It should be noted that any data bus activity during the period when $\overline{\mathrm{CS}}$ is low will cause activity at the DAC667 output. If data is not guaranteed stable during this period, the second rank register can be used to provide double buffering. See Figure 12.


FIGURE 10. Left-Justified 8-Bit Bus Interface.

FIGURE 12. Connections for 12- and 16-Bit Bus Interface.



FIGURE 11. Right-Justified 8-Bit Bus Interface.

