



DAC600

DEMO BOARD AVAILABLE

12-Bit 256MHz Monolithic DIGITAL-TO-ANALOG CONVERTER

FEATURES

- 12-BIT RESOLUTION
- 256MHz UPDATE RATE
- -73dB HARMONIC DISTORTION AT 10MHz
- LASER TRIMMED ACCURACY: 1/2LSB
- -5.2V SINGLE POWER SUPPLY
- EDGE-TRIGGERED LATCH
- LOW GLITCH: 5.6pVs
- WIDEBAND MULTIPLYING REFERENCE INPUT
- 50 Ω OUTPUT IMPEDANCE

DESCRIPTION

The DAC600 is a monolithic, high performance digital-to-analog converter for high frequency waveform generation. The internal segmentation and latching minimize output glitch energy and maximizes AC performance. Resistor laser trimming provides for excellent DC linearity.

The ECL compatibility provides for low digital noise at high update rates. The complementary 50Ω outputs and low output capacitance simplifies transmission line design and filtering at the output.

The DAC600 combines precision thin film and bipolar technology to create a high performance, cost effective solution for modern waveform synthesis.

APPLICATIONS

- DIRECT DIGITAL SYNTHESIS
- ARBITRARY WAVEFORM GENERATION
- HIGH RESOLUTION GRAPHICS
- COMMUNICATIONS LOCAL OSCILLATORS Spread Spectrum/Frequency Hopping Base Stations Digitally Tuned Receivers



International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 • Twx: 910-952-1111 Internet: http://www.burr-brown.com/ • FAXLine: (800) 548-6133 (US/Canada Only) • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

©1992 Burr-Brown Corporation

SPECIFICATIONS

ELECTRICAL

At +25°C V_{REF} = +1.0V, V_{EEA} = V_{EED} = -5.2V, unless otherwise noted.

| PARAMETER CONDITIONS TEMP MIN TYP MAX | | | | DAC600AN | | DAC600BN | | | | |
|--|--|--|-------|----------|----------------|-----------------|--------|-----------------|-----------------|---------------------|
| $ \begin{array}{ c c c c c c } Digramma for a basis of the sector of the sect$ | PARAMETER | CONDITIONS | TEMP | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | DIGITAL INPUTS | | | | | | | | | |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | Logic | 12 Parallel Input Lines, ECL | | | | | | | | |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | Resolution | | | | | 12 | | | * | Bits |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | ECL Logic Input Levels: VIL | Logic "0" | Full | -1.48 | -1.95 | -2 | * | * | * | V |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | I _{IL} | L | Full | | 0.75 | 2 | | | * | μΑ |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | VIH | | Full | -1.1 | -0.75 | 0 | * | * | * | ~ |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | | | Full | | | 200 | | | * | μΑ |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | DIGITAL TIMING | | Eull | DC | | 256 | × | | * | MU- |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | CLK Pulse Width High or Low | | Full | 1 95 | | 200 | 7 ¥ | | 7 | |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | Set-up Time | | Full | 1.5 | 1.0 | | * | * | | ns |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | Hold Time (Referred to CLK) | | Full | 1.9 | 1.7 | | * | * | | ns |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | Propagation Delay | | Full | | 2 | | | * | | ns |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | ANALOG OUTPUT | | | | | | | | | |
| $\begin{array}{ c c c c c c c c c c c c c c c c c c c$ | Bipolar Output Current | $R_L = 0\Omega$ | Full | 19 | 20 | 21 | * | * | * | mA |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | Output Resistance | - | Full | 47.5 | 50 | 52.5 | 49 | * | 51 | Ω |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | Output Capacitance | | Full | | 15 | | | * | | pF |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | CONTROL AMPLIFIER | | | | | | | | | |
| Full Power Bandwidth Offset Input Reference Range-3dBFull10**MHOffset Input Reference Range-3dBFull100mV ± 1.25 *MHMH | Input Resistance | | Full | | 800 | | | * | | Ω |
| Ottset Input Reference Range +25°C 0 ±1 0 ±0.5 mN TRANSFER CHARACTERISTICS Integral Linearity Error ⁽¹⁾ : V _{OUT NOT} V _{OUT NOT} Uour NOT V _{OUT NOT} Best Fit Straight Line +25°C ±0.012 ±0.024 ±0.006 ±0.012 | Full Power Bandwidth | –3dB | Full | | 10 | | | * | | MHz |
| Input Reference RangeFull100mV ± 1.25 \ast \ast \ast \checkmark <th< td=""><td>Offset</td><td></td><td>+25°C</td><td>400 14</td><td>0</td><td>±1</td><td></td><td>0</td><td>±0.5</td><td>mV</td></th<> | Offset | | +25°C | 400 14 | 0 | ±1 | | 0 | ±0.5 | mV |
| TRANSFER CHARACTERISTICS Integral Linearity Error ⁽¹⁾ : V _{OUT NOT} V _{OUT NOT} V _{OUT NOT} Best Fit Straight Line +25°C +25°C ±0.012 ±0.024 ±0.012 ±0.013 ±0.018 ±0.018 <th< td=""><td>Input Reference Range</td><td></td><td>Full</td><td>100mV</td><td></td><td>±1.25</td><td>*</td><td></td><td>*</td><td>V</td></th<> | Input Reference Range | | Full | 100mV | | ±1.25 | * | | * | V |
| $ \begin{array}{ c c c c c c c c c c c c c c c c c c c$ | TRANSFER CHARACTERISTICS | | | | | | | | | |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | Integral Linearity Error ⁽¹⁾ : V _{OUT NOT} | Best Fit Straight Line | +25°C | | ±0.012 | ±0.024 | | ±0.006 | ±0.012 | %FSR |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | V _{OUT NOT} | | Full | | ±0.024 | ±0.036 | | ±0.012 | ±0.024 | %FSR |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | V _{OUT} | | +25°C | | | ±0.1 | | | ±0.1 | %FSR |
| VOUT NOT VOUT VOUT NOT VOUT HOUND +25°C HOUND ±0.1% 10.024 %FS 12-Bit Monotonicity +25°C ±0.1% ±0.1% %FS Output Offset Current: V _{OUT NOT} V _{OUT NOT} Bits 1-12 HIGH +25°C 75 150 50 100 μA Gain Error ⁽²⁾ Full 57 150 50 100 μA Output Leakage Current V _{REF} = 0V, Bits 1-12 LOW, V _{OUT NOT} +25°C 10 75 50 100 μA Glitch Energy Major Carry +25°C 5.6 * PV | | | +25°C | | | ±0.024 | | | ±0.012 | %FSR %ESD |
| 12-Bit Monotonicity12-Bit MonotonicityGuaranteedGuaranteedGuaranteedGuaranteedGuaranteedGuaranteedGuaranteedMaiot Monotonicity12-Bit Monotonicity </td <td>V OUT NOT</td> <td></td> <td>+25°C</td> <td></td> <td></td> <td>±0.036 +0.1%</td> <td></td> <td></td> <td>±0.024 +0.1%</td> <td>%FSR</td> | V OUT NOT | | +25°C | | | ±0.036 +0.1% | | | ±0.024 +0.1% | %FSR |
| Inductionality Bits 1-12 HIGH Full Typical Guaranteed Output Offset Current: $V_{OUT NOT}$ Bits 1-12 HIGH +25°C 75 150 50 100 μA Gain Error ⁽²⁾ Full 57 150 50 100 μA Output Leakage Current $V_{REF} = 0V$, Bits 1-12 LOW, $V_{OUT NOT}$ +25°C ±0.5 ±1.5 ±0.5 ±1.0 % TIME DOMAIN PERFORMANCE Major Carry +25°C 5.6 * pVs Glitch Energy 00% to 10% +25°C 5.6 * pvs | *OUT 12-Bit Monotonicity | | +25°C | | i Guarantee | 10.170 | | l Guaranteer | 1 -0.170 | /01 01 |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | | | Full | | Typical | - | | Guaranteed | ł | |
| VOUT NOT Full 57 150 50 100 μA Gain Error ⁽²⁾ +25°C ±0.5 ±1.5 ±0.5 ±1.0 % Output Leakage Current $V_{REF} = 0V$, Bits 1-12 LOW, $V_{OUT NOT}$ +25°C 10 75 5 50 μA TIME DOMAIN PERFORMANCE Major Carry +25°C 5.6 * * pVs Glitch Energy 00% to 10% +25°C 5.6 * * pVs | Output Offset Current: VOUT NOT | Bits 1-12 HIGH | +25°C | | 75 | 150 | | 50 | 100 | μA |
| Gain Error ⁽²⁾ $\pm 25^{\circ}$ C ± 0.5 ± 1.5 ± 0.5 ± 1.0 % Output Leakage Current V _{REF} = 0V, Bits 1-12 LOW, V _{OUT NOT} $\pm 25^{\circ}$ C 10 75 ± 1.1 ± 2.0 $\# 1.0$ | V _{OUT NOT} | | Full | | 57 | 150 | | 50 | 100 | μA |
| Output Leakage Current $V_{REF} = 0V$, Bits 1-12 LOW, $V_{OUT NOT}$ Full +25°C ± 1.3 +10 ± 2.0 75 ± 1.1 5 ± 2.0 μA TIME DOMAIN PERFORMANCE Glitch EnergyMajor Carry 00% to 10%+25°C5.6*P | Gain Error ⁽²⁾ | | +25°C | | ±0.5 | ±1.5 | | ±0.5 | ±1.0 | % |
| Output Leakage Current V _{REF} = 0V, Bits 1-12 LOW, V _{OUT NOT} +25°C 10 75 5 50 µA TIME DOMAIN PERFORMANCE Major Carry +25°C 5.6 * pVs Glitch Energy Major Carry +25°C 5.6 * pVs | | | Full | | ±1.3 | ±2.0 | | ±1.1 | ±2.0 | % |
| TIME DOMAIN PERFORMANCE Major Carry +25°C 5.6 * pVs Glitch Energy 00% to 10% +25°C 5.6 * pVs | Output Leakage Current | V _{REF} = 0V, Bits 1-12 LOW, V _{OUT NOT} | +25°C | | 10 | 75 | | 5 | 50 | μA |
| Glitch Energy Major Carry +25°C 5.6 * pV | | | 0500 | | | | | | | ., |
| | Glitch Energy | Major Carry | +25°C | | 5.6 | | | * | | pVs |
| raining 50% t0 10% +25 C 510 ⊀ ps Bio Timo 100½ to 00½ 125℃ 770 ½ ps | Pian Time Diso Timo | 90% to 10% | +25°C | | 510 | | | * | | ps ps |
| Kise fille 10% 10 90% +23 C 170 | Settling Time ⁽³⁾ | 10% t0 90% | +25 0 | | 110 | | | * | | μs |
| +0 1% FSR Major Carry 11SB Change Full 4 * ns | +0 1% FSR | Major Carry 1 LSB Change | Full | | 4 | | | * | | ns |
| ±0.024% FSR Full 15 * ns | ±0.024% FSR | | Full | | 15 | | | * | | ns |
| DYNAMIC PERFORMANCE | DYNAMIC PERFORMANCE | | | | | | | | | |
| Spurious Free Dynamic Range ⁽⁴⁾ | Spurious Free Dynamic Range (4) | | | | | | | | | |
| $f_{O} = 1 MHz$ $f_{CLOCK} = 50 MHz$ $+25^{\circ}C$ 74 70 77 dBFS | f _o = 1MHz | f _{CLOCK} = 50MHz | +25°C | | 74 | | 70 | 77 | | dBFS ⁽³⁾ |
| $f_0 = 10MHz$ $f_{CLOCK} = 50MHz$ $+25^{\circ}C$ 71 64 73 dBF | f _O = 10MHz | f _{CLOCK} = 50MHz | +25°C | | 71 | | 64 | 73 | | dBFS |
| $f_0 = 1MHz$ $f_{CLOCK} = 100MHz$ $+25^{\circ}C$ 72 70 75 dBF | $f_0 = 1MHz$ | $f_{CLOCK} = 100MHz$ | +25°C | | 72 | | 70 | 75 | | dBFS |
| $f_0 = 10MHz$ $f_{CLOCK} = 100MHz$ $+25^{\circ}C$ 68 66 70 dB | $f_0 = 10MHz$ | $f_{CLOCK} = 100MHz$ | +25°C | | 68 | | 66 | 70 | | dBFS |
| $\begin{bmatrix} T_0 = 20MHZ \\ f_0 = 20MHZ \end{bmatrix} = \begin{bmatrix} T_{0LOCK} = 100MHZ \\ f_0 = 200MHZ \end{bmatrix} = \begin{bmatrix} 25\%C \\ 200MHZ \\ f_0 = 200MHZ \end{bmatrix} = \begin{bmatrix} 61 \\ 58 \\ 62 \\ 61 \end{bmatrix} = \begin{bmatrix} 58 \\ 62 \\ 70 \end{bmatrix} = \begin{bmatrix} 61 \\ 70 \\ 70 \end{bmatrix} = \begin{bmatrix} 20MHZ \\ 70 \\ 70 \end{bmatrix} = \begin{bmatrix} 20M$ | $T_0 = 20MHZ$ | $t_{CLOCK} = 100MHz$ | +25°C | | 61 | | 58 | 62 | | dBFS |
| $\begin{bmatrix} I_0 = IUWITZ & T_{CLOCK} = 2UUWITZ & +25^{\circ}C & 66 & 66 & 70 & dBF \\ f_1 = 20MHz & f_2 = 200MHz & +25^{\circ}C & 58 & 62 & 67 & dBF \\ \end{bmatrix}$ | $I_0 = 1000$ HZ f. = 2000Hz | $T_{CLOCK} = 200MHZ$ | +25°C | | 58 | | 62 | /U 67 | | dBFS |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | $f_0 = 200012$ $f_0 = 500$ Hz | $r_{CLOCK} = 20000 r_Z$ | +25°C | | 52 | | 50 | 55 | | dBES |
| Output Noise Bits 1-12 HIGH +25°C 10.6 80 80 80 100 100 100 100 100 100 100 10 | Output Noise | Bits 1-12 HIGH | +25°C | | 10.6 | | 00 | * | | nV/√Hz |
| POWER SUPPLIES | POWER SUPPLIES | | | | _ | | | | | |
| Supply Voltages: VFF Full -4.5 -5.2 -5.5 * * V | Supply Voltages: VFF | | Full | -4.5 | -5.2 | -5.5 | * | * | * | V |
| Supply Currents: I _{EEA} Pins 33 and 34 Full 30 46 60 * * mA | Supply Currents: I _{FFA} | Pins 33 and 34 | Full | 30 | 46 | 60 | * | * | * | mA |
| I _{EED} Pins 5 and 55 Full 110 150 190 ★ ★ ★ mA | IEED | Pins 5 and 55 | Full | 110 | 150 | 190 | * | * | * | mA |
| Power Consumption Operating Full 900mW 1.3 * * W | Power Consumption | Operating | Full | | 900mW | 1.3 | | * | * | W |
| TEMPERATURE RANGE | TEMPERATURE RANGE | | | | | | | | | |
| Specification: DAC600AN, BN Ambient Full -40 +85 * * °C | Specification: DAC600AN, BN | Ambient | Full | -40 | | +85 | * | | * | °C |
| | θ_{JA} | | | | 30 | | | * | | °C/W |

* Same as specification for DAC600AN.

NOTES: (1) Linearity tests are measured into a virtual ground (op amp). (2) Gain error in % is calculated by: $GE(\%) = \frac{V_{MEASURED}(FS) - V_{IDEAL}(FS) \times 100}{V_{IDEAL}(FS)}$ (3) Settling time is influenced by the load due to fast edge speeds. Use good transmission line techniques

for best results. (4) Spurious free dynamic range is measured from the fundamental frequency to any harmonic or non-harmonic spurs within the bandwidth f_{CLK}/2_C, unless otherwise specified.



ORDERING INFORMATION

| PRODUCT | DESCRIPTION | TEMPERATURE RANGE (AMBIENT) |
|--------------|---------------------|--------------------------------|
| DAC600AN, BN | 68-Pin Plastic QUAD | -40°C to +85°C |

ABSOLUTE MAXIMUM RATINGS

| V _{EEA} | 0.3 to –7 |
|---|-------------------|
| V _{EED} | 0.3 to -7 |
| Logic Inputs | 0 to –5.5V |
| Reference Input Voltage | 0 to +1.25V |
| Reference Input Current | 0 to 1.56mA |
| Case Temperature | –40°C to +125°C |
| Junction Temperature | +150°C |
| Storage Temperature | –55°C to +125°C |
| Lead Temperature (soldering, 10s) | +300°C |
| Stresses above these ratings may permanently da | amage the device. |

ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE INFORMATION

| PRODUCT | PACKAGE | PACKAGE DRAWING NUMBER ⁽¹⁾ |
|--------------|---------------------|--|
| DAC600AN, BN | 68-Pin Plastic QUAD | 312-1 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.

PIN DEFINITIONS

| PIN # | DESIGNATION | DESCRIPTION | PIN # | DESIGNATION | DESCRIPTION |
|-------|---------------------------------|---|-------|-------------------|--|
| 1 | BYPASS | Disables Latching of Data | 35 | V _{REE2} | Analog Reference Voltage Center Tap |
| 2 | CLK | CLOCK | 36 | NC | |
| 3 | CLKNOT | CLOCKNOT | 37 | NC | |
| 4 | DGND | Digital Ground | 38 | V _{REE} | Analog Reference Voltage |
| 5 | DV _{EE} ⁽¹⁾ | -5.2V Supply | 39 | V _{REF} | Analog Reference Voltage |
| 6 | Bit 9 | | 40 | NC | |
| 7 | Bit 10 | | 41 | NC | |
| 8 | Bit 11 | | 42 | ROFFSET | Offset Compensation |
| 9 | Bit 12 | LSB | 43 | NC | |
| 10 | NC | | 44 | BYPASS | 0.1µF Bypass to Ground |
| 11 | NC | | 45 | NC | |
| 12 | NC | | 46 | NC | |
| 13 | V _{OUT} | DAC Output | 47 | ALTCOMPC | Control Amp PTAT Reference Compensation ⁽²⁾ |
| 14 | V _{OUT} | DAC Output | 48 | AGND | Analog Signal Ground |
| 15 | LGND | Ladder Ground | 49 | NC | |
| 16 | LGND | Ladder Ground | 50 | LBIAS | Ladder Bias Alternate Compensation ⁽²⁾ |
| 17 | V _{OUTNOT} | DAC Output Complement | 51 | NC | |
| 18 | V _{OUTNOT} | DAC Output Complement | 52 | NC | |
| 19 | NC | | 53 | NC | |
| 20 | AGND | Analog Ground | 54 | Bit 1 | MSB |
| 21 | NC | | 55 | DV _{EE} | Digital –5.2V Supply |
| 22 | NC | | 56 | DGND | Digital Signal Ground |
| 23 | NC | | 57 | DGND | Digital Signal Ground |
| 24 | NC | | 58 | Bit 2 | |
| 25 | NC | | 59 | Bit 3 | |
| 26 | BYPASS | 0.1µF Bypass to Ground | 60 | Bit 4 | |
| 27 | NC | | 61 | NC | |
| 28 | ALTCOMPIB | PTAT-IB Reference Compensation ⁽²⁾ | 62 | Bit 5 | |
| 29 | AGND | Analog Ground | 63 | DGND | Digital Ground |
| 30 | AGND | Analog Ground | 64 | Bit 6 | |
| 31 | NC | | 65 | Bit 7 | |
| 32 | LOOPCRNT | DAC Reference Alt. Loop Current | 66 | DGND | Digital Ground |
| | | (Connect to AGND) | 67 | Bit 8 | |
| 33 | V _{EE} ⁽¹⁾ | –5.2V Supply | 68 | NC | |
| 34 | V _{EE} ⁽¹⁾ | -5.2V Supply | | | |

NC: no connect

NOTE: (1) Pins 5 and 55 typically draw 150mA of current. Pins 33 and 34 combined typically draw 46mA. (2) Connect bypass capacitor to V_{EE}.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



DICE INFORMATION

| 20 77 | | | | |
|-----------|--|---|--|-----|
| 2 | | | | |
| al | | | | |
| 51 | | | | |
| | () 문 33 년 61 년 33 년 33 33 33 영양 197 년 34 왕 26 19 33 33 198 198 198 199 198 198 199 199 199 199 | 21 51 55 53 54 11 51 55 55 55 11 51 55 55 55 11 51 55 55 55 11 51 55 11 515 | 929 1929 1929 1929 1920 1920 1920 1920 1 | mmn |
| | | | | |
| 2 m | <u>y yy y y y y</u> | | | |
| | | | | |
| | | | | |
| | | | | |
| | DA | AC600 DIE TO | POGRAPHY | |
| | | | | |
| | | | | |
| | MECHANICA | | ΓΙΟΝ | |
| | | MILS (0.001") | MILLIMETERS | |
| | Die Size Die Thickness Min. Pad Size | 160 x 140 ±5 20 ±3 4 x 4 | 4.06 x 3.56 ±0.13 0.51 ±0.08 0.10 x 0.10 | |

Gold

Gold

| PAD | FUNCTION | PAD | FUNCTION |
|-----|---------------------|-----|---------------------|
| 1 | Bypass | 36 | NC |
| 2 | CLK | 37 | V _{REF} |
| 3 | CLKNOT | 38 | V _{REF} |
| 4 | DGND | 39 | NC |
| 5 | DVEE | 40 | NC |
| 6 | Bit 9 | 41 | R _{OFFSET} |
| 7 | NC | 42 | NC |
| 8 | Bit 10 | 43 | NC |
| 9 | Bit 11 | 44 | NC |
| 10 | Bit 12 | 45 | NC |
| 11 | V _{OUT} | 46 | ALTCOMPC |
| 12 | V _{OUT} | 47 | AGND |
| 13 | LGND | 48 | NC |
| 14 | LGND | 49 | LBIAS |
| 15 | V _{OUTNOT} | 50 | NC |
| 16 | V _{OUTNOT} | 51 | NC |
| 17 | NC | 52 | NC |
| 18 | AGND | 53 | Bit 1 (MSB) |
| 19 | NC | 54 | DVEE |
| 20 | NC | 55 | DGND |
| 21 | NC | 56 | DGND |
| 22 | NC | 57 | Bit 2 |
| 23 | NC | 58 | Bit 3 |
| 24 | NC | 59 | Bit 4 |
| 25 | NC | 60 | NC |
| 26 | NC | 61 | NC |
| 27 | ALTCOMPIB | 62 | NC |
| 28 | AGND | 63 | Bit 5 |
| 29 | AGND | 64 | DGND |
| 30 | NC | 65 | Bit 6 |
| 31 | LOOPCRNT | 66 | Bit 7 |
| 32 | AV _{EE} | 67 | DGND |
| 33 | AV _{EE} | 68 | Bit 8 |
| 34 | V _{REF2} | 69 | NC |
| 35 | NC | | |
| | | | |

Substrate Bias: Negative Supply $-V_{CC}$. NC = Do not connect.



Backing Metallization

TYPICAL PERFORMANCE CURVES





TYPICAL PERFORMANCE CURVES (CONT)





TYPICAL PERFORMANCE CURVES (CONT)















TYPICAL PERFORMANCE CURVES (CONT)





REFERENCE VOLTAGE vs DISTORTION (f_{CLK} = 128MHz, f_{OUT} = 21.9MHz) -64 -65 3rd Harmonic 2nd and 3rd Harmonic (dBc) -66 -67 2nd Harmonic -68 -69 -70 0.75 0.80 0.85 0.90 0.95 1.00 1.05 V_{REF} (V)











(All Bits on, 47pF Pin 35)



THEORY OF OPERATION

The DAC600 employs a familiar architecture where input bits switch on the appropriate current sources (Figure 1.) Bits 1-4 are decoded into 15 segments after the first set of latches. The edge triggered master-slave latches are driven by an internal clock buffer. Current sources for bits 5 and 6 are scaled down in binary fashion. These current sources are switched directly to the output of the R-2R ladder. Bits 7-12 are properly scaled and fed to the laser trimmed R-2R ladder. Decoding of bits 1-4 into 15 segments and synchronizing the data with a master/slave register reduces glitching. If the BYPASS input is low, data is transferred to the output on the positive going edge of the clock. If BYPASS is high, data is transferred to the output regardless of clock state. All digital inputs are ECL compatible.

The output current sees 50Ω of output impedance from the equivalent resistance of a R-2R ladder. With all of the current sources off, the output voltage is at 0V. With all current sources on (-20mA), the output voltage is at -1V. Transfer function information is given in Tables I and II.



FIGURE 1. Basic DAC600 Architecture.

| | INPUT | BITS | | OUTPUT | VOLTAGES |
|-----|-------|-----------|----|------------------|------------|
| 123 | 4567 | 8 9 10 11 | 12 | V _{OUT} | NVOUT |
| 000 | 0000 | 0000 | 0 | 0V | -0.999756V |
| 000 | 0000 | 0000 | 1 | –244µV | 0.999512V |
| | | | | | |
| • | | | | • | |
| • | | | | • | |
| • | | | | • | |
| • | | | | • | |
| 100 | 0000 | 00 0 0 | 0 | -0.5 | -0.499756 |
| 111 | 1111 | 1111 | 1 | -0.999756V | 0 |

TABLE I. Input Code vs Output Voltage Relationships.

| BIT | VOLTAGE (No External Load, V _{OUT}) |
|----------|---|
| 1 | -0.5 |
| 2 | -0.25 |
| 3 | -0.125 |
| 4 | -62.5mV |
| 5 | -31.25mV |
| 6 | -15.625mV |
| 7 | -7.8125mV |
| 8 | -3.9063mV |
| 9 | -1.9531mV |
| 10 | –976µV |
| 11 | 488μV |
| 12 (LSB) | –244µV |

TABLE II. Nominal Bit Weight Values.



There is also a complementary $V_{OUT NOT}$ output that allows for a differential output signal. The full scale complementary outputs (V_{OUT} and $V_{OUT NOT}$) can be simply modeled as -20mA in parallel with 50 Ω . This gives an output swing of 0.5Vp-p with an external 50 Ω load.

REFERENCE/GAIN ADJUSTMENT

The V_{REF} pin should be supplied by a +1.0V reference that is capable of supplying a nominal current of 1.25mA. An alternative would be the use of a 1.25mA current source. A low drift reference will minimize gain drift. A recommended reference circuit is given in Figure 2 as shown in the Typical Performance Curves, lowering the reference voltage to +0.8V will typically improve the Spurious Free Dynamic Range by a few dB.



FIGURE 2. A Low Drift External Reference Circuit.

A low-cost alternative reference circuit is shown in Figure 3. This circuit uses the Burr-Brown REF1004-2.5 micropower voltage reference. Gain drift is dependent upon the temperature coefficient of the $1.2k\Omega$ resistor. A TC of < 10ppm/°C is recommended.



FIGURE 3. Low Cost External Reference Circuit.

The DAC600 can also accept a wideband multiplying reference input. The full power bandwidth of this reference is approximately 30MHz. Care must be taken not to exceed the minimum and maximum input reference voltage levels which are 100mV and $\pm 1.25V$ respectively (refer to the absolute maximum ratings section). In the multiplying reference mode, the 0.4µF bypass capacitor on LBIAS and the 0.1µF on pin 35 need to be removed. A 47pF capacitor to ground needs to be connected to pin 35 (Figure 4.)



FIGURE 4. Connections for a Multiplying Reference Input.

TIMING

The DAC600 has an internal latch that is triggered on the rising edge of the clock when the BYPASS pin is set LOW. This master-slave mode of operation will assure that the 12 bits will arrive at the current sources with a minimum of data skew. Therefore, this mode is recommended for the vast majority of applications. Observing the minimum set-up and hold time recommendations will ensure proper data latching, refer to Figure 5 for complete timing specifications.

When BYPASS is set HIGH, the DAC600 will operate in the transparent mode. In this mode, both the master and slave registers are transparent and changes in input data ripple directly to the output. Since the four MSBs have a decoder delay, these bits arrive at the output approximately 600 picoseconds later than the lower 8 LSBs. Because this data skew causes glitch, this mode is not recommended for optimum AC performance.

The DAC600 has a differential ECL clock input. This clock input can also be driven by a single ended clock if desired by trying the CLKNOT input to an external voltage of -1.3V. Using a differential clock provides much improved digital feedthrough immunity, however.

DRIVING THE DAC600

The DAC600 inputs will most likely be driven by high speed ECL gate outputs. These outputs should be terminated using standard high speed transmission line techniques. Consult an ECL handbook for proper methods of termination.

Termination resistors should not be connected to the analog ground plane close to the DAC600. The fast changing digital bit currents will cause noise in the analog ground plane under this layout scheme. These fast changing digital currents should be steered away from the sensitive DAC600





FIGURE 5. Timing Diagram.

analog ground plane. For speeds of up to 256MHz, series termination with 47Ω resistors will be adequate (Figure 6). This termination technique will greatly lessen the issue of termination currents coupling into the analog ground plane. This is shown in the typical DAC600 connection diagram (Figure 7.)



FIGURE 6. Series Bit Termination.

LAYOUT AND POWER SUPPLIES

A multilayer PC board with a solid ground and power planes is recommended. All of the ground pins (both analog and digital) should be connected directly to the analog ground plane at the DAC600.

Wide busses for the power paths are recommended as good general practice. External bypassing is recommended. A 10μ F ceramic capacitor in parallel with a 0.01μ F chip capacitor will be sufficient in most applications.

ALTCOMPB and ALTCOMPC should be bypassed with 0.1 μ F capacitors connected to V_{EEA}. When not used in the multiplying mode LBIAS should be bypassed with a 0.4 μ F capacitor connected to V_{EEA}. The heat spreader (pins 26 and 44) should be bypassed with a 0.1 μ F capacitor.

MAXIMIZING PERFORMANCE

In addition to optimizing the layout and ground of the DAC600, there are other important issues to consider when optimizing the performance of this DAC in various AC applications.

The DAC600 includes an internal 50 Ω output impedance to simplify output interfacing to a 50 Ω load. Because some loads may be a complex impedance, care must be taken to match the output impedance with the load. Mismatching of impedances can cause reflections which will affect the measured AC performance parameters such as settling time, harmonic distortion, rise/fall times, etc. Often complex impedances can be matched by placing a variable 3 to 10pF capacitor at the output of the DAC to ground. Also, probing the output of the DAC can present a complex impedance.

The typical performance curves of Spurious Free Dynamic Range vs various combinations of clock rate and/or input frequency should give a general idea of the spectral performance of the DAC under system specific clock and output frequencies. For variable frequency DDS and ARB applications, having a programmable frequency bandpass (smart) filter at the output of the DAC can greatly improve system



spur and noise performance by filtering out unwanted spur and noise spectra. Even with a programmable bandpass filter, care should be taken to update the DAC at greater than 4 times per cycle to (1) minimize the 2nd and 3rd harmonic magnitudes by having the output slew excessively between any successive clock and (3) to keep the 2nd harmonic and other even order harmonics from folding back close to the fundamental under the condition $f_{OUT} = 1/3 f_{CLK}$ and (3) to keep the 3rd harmonic and other harmonics from folding back close to the fundamental under the condition $f_{OUT} = 1/4 f_{CLK}$. The making use of the high update rate of the DAC600 helps to lessen the problems of large harmonics "folding back" into the passband.

For DDS applications, often the DAC itself is the limit in Spurious Free Dynamic Range (SFDR) performance. However, due to the high linearity of the DAC600, low frequency spurious performance may be limited by the digital truncation error of the phase accumulator/ROM combination. Most vendors supplying a combination of phase accumulator and ROM specify the SFDR of their digital algorithm.



FIGURE 7. Typical DAC600 Connection Diagram.

