## DUAL 12-BIT DIGITAL-TO-ANALOG CONVERTER (12-bit port interface)

## FEATURES

## - COMPLETE WITH REFERENCE AND OUTPUT AMPLIFIERS <br> - 12-BIT PORT INTERFACE <br> - ANALOG OUTPUT RANGE: $\pm 10 \mathrm{~V}$ <br> - MONOTONICITY GUARANTEED OVER TEMPERATURE

## DESCRIPTION

DAC2813 is a complete dual 12-bit digital-to-analog converter with bus interface logic. Each package includes a precision +10 V voltage reference, doublebuffered bus interface including a RESET function and 12-bit D/A converters with voltage-output operational amplifiers.
The double-buffered interface consists of a 12-bit input latch and a D/A latch for each D/A converter. A RESET control allows the D/A outputs to be asynchronously reset to bipolar zero, a feature useful for power-up reset, system initialization and recalibration.

- INTEGRAL LINEARITY ERROR: $\pm 1 / 2$ LSB max
- $\pm 12 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ SUPPLIES
- 28-PIN PLASTIC DIP PACKAGE



## SPECIFICATIONS

## ELECTRICAL

$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C},+\mathrm{V}_{\mathrm{CC}}=+12 \mathrm{~V}$ or $+15 \mathrm{~V},-\mathrm{V}_{\mathrm{CC}}=-12 \mathrm{~V}$ or -15 V unless otherwise noted.

| PARAMETER | CONDITIONS | DAC2813AP |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| INPUTS |  |  |  |  |  |
| DIGITAL INPUTS <br> Input Code (1) <br> Logic Levels (2) <br> $\mathrm{V}_{\mathrm{IH}}$ <br> $V_{\text {IL }}$ <br> Logic Input Currents <br> DB0-DB11, $\overline{\mathrm{WR}}, \overline{\mathrm{LDAC}}, \overline{\mathrm{RESET}}, \overline{\mathrm{EN}}_{\mathrm{x}}$ <br> $\mathrm{I}_{\mathrm{IH}}$ <br> IIL | Over Temperature Range $\begin{aligned} & \mathrm{V}_{1}=+2.7 \mathrm{~V} \\ & \mathrm{~V}_{1}=+0.4 \mathrm{~V} \end{aligned}$ | $\begin{gathered} +2 \\ 0 \end{gathered}$ | Bipolar Offset Binary | $\begin{gathered} +5.5^{(3)} \\ +0.8 \\ \\ \pm 20 \\ \pm 20 \end{gathered}$ | V V <br> $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| TRANSFER CHARACTERISTICS |  |  |  |  |  |
| ACCURACY <br> Linearity Error <br> Differential Linearity Error <br> Gain Error (5,6) <br> Bipolar Zero Error (5,7) <br> Power Supply Sensitivity <br> Of Full Scale $+\mathrm{V}_{\mathrm{CC}}$ <br> $-V_{C C}$ |  |  | $\begin{gathered} \pm 1 / 4 \\ \pm 1 / 2 \\ \pm 0.05 \\ \pm 0.05 \\ \pm 5 \\ \pm 1 \end{gathered}$ | $\begin{gathered} \pm 1 / 2 \\ \pm 1 \\ \pm 0.2 \\ \pm 0.2 \\ \pm 20 \\ \pm 10 \end{gathered}$ | $\begin{gathered} \text { LSB } \\ \text { LSB } \\ \% \\ \% \text { FSR }^{(4)} \\ \text { ppmFSR/\%+ }{ }^{\text {CC }} \\ \text { ppmFSR/ } / \%-\mathrm{V}_{\mathrm{CC}} \end{gathered}$ |
| DRIFT <br> Gain <br> Bipolar Zero Drift <br> Linearity Error over Temperature <br> Monotonicity | Over Specification Temperature Range |  | $\begin{gathered} \pm 5 \\ \pm 5 \\ \pm 1 / 2 \end{gathered}$ <br> Guaranteed | $\begin{aligned} & \pm 30 \\ & \pm 15 \\ & \pm 3 / 4 \end{aligned}$ | $\begin{gathered} \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \mathrm{ppmFSR} /{ }^{\circ} \mathrm{C} \\ \text { LSB } \end{gathered}$ |
| DYNAMIC CHARACTERISTICS |  |  |  |  |  |
| SETTLING TIME ${ }^{(8)}$ <br> Full Scale Range Change 1LSB Output Step ${ }^{(9)}$ At Major Carry Slew Rate <br> Crosstalk (10) | To within $\pm 0.012 \%$ FSR of Final Value $5 \mathrm{k} \Omega$ \|| 500 pF Load 20V Range <br> $5 \mathrm{k} \Omega$ Loads |  | $\begin{gathered} 4.5 \\ 2 \\ 10 \\ 0.1 \end{gathered}$ | 6 | $\begin{gathered} \mu \mathrm{s} \\ \mu \mathrm{~s} \\ \mathrm{~V} / \mu \mathrm{s} \\ \mathrm{LSB} \end{gathered}$ |
| OUTPUT <br> Output Voltage Range <br> Output Current <br> Output Impedance <br> Short Circuit to ACOM Duration | $\pm \mathrm{V}_{\mathrm{CC}} \geq \pm 11.4 \mathrm{~V}$ | $\pm 5$ | $\begin{gathered} 0.2 \\ \text { Indefinite } \end{gathered}$ | $\pm 10$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \Omega \end{gathered}$ |
| REFERENCE VOLTAGE <br> Voltage <br> Source Current Available <br> for External Loads <br> Impedance <br> Temperature Coefficient Short Circuit to Common Duration |  | $\begin{gathered} +9.95 \\ 2 \end{gathered}$ | $\begin{gathered} +10.00 \\ \\ 0.2 \\ \pm 5 \\ \text { Indefinite } \end{gathered}$ | $+10.05$ $\pm 25$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \\ \Omega \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \end{gathered}$ |
| POWER SUPPLY REQUIREMENTS <br> Voltage:+ $\mathrm{V}_{\mathrm{CC}}$ $-V_{C C}$ <br> Current: $\begin{aligned} & +\mathrm{V}_{\mathrm{cc}} \\ & -\mathrm{V}_{\mathrm{cc}} \end{aligned}$ <br> Power Dissipation <br> Potential at DCOM with <br> Respect to ACOM ${ }^{(11)}$ | No Load $\pm \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{~V}$ | $\begin{aligned} & +11.4 \\ & -11.4 \end{aligned}$ $-3$ | $\begin{gathered} +15 \\ -15 \\ \\ 24 \\ 12 \\ 540 \end{gathered}$ | $\begin{gathered} +16.5 \\ -16.5 \\ \\ 30 \\ 14 \\ 660 \\ +3 \end{gathered}$ | V V <br> mA <br> mA <br> mW <br> V |
| TEMPERATURE RANGES <br> Specification <br> Storage <br> Thermal Resistance, $\theta_{\mathrm{JA}}$, Plastic DIP |  | $\begin{aligned} & -40 \\ & -60 \end{aligned}$ | 30 | $\begin{aligned} & +85 \\ & +100 \end{aligned}$ | $\begin{gathered} { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} \\ { }^{\circ} \mathrm{C} / \mathrm{W} \end{gathered}$ |

NOTES: (1) For Two's Complement Input Coding invert the MSB with an external logic inverter. (2) Digital inputs are TTL and +5 V CMOS compatible over the specification temperature range. (3) Open DATA input lines will be pulled above +5.5 V . See discussion under LOGIC INPUT COMPATIBILITY section. (4) FSR means Full Scale Range. For example, for $\pm 10 \mathrm{~V}$ output, FSR $=20 \mathrm{~V}$. (5) Adjustable to zero with external trim potentiometer. (6) Specified with $500 \Omega$ connected between $\mathrm{V}_{\text {REF OUT }}$ and $\mathrm{V}_{\text {REF IN. }}$. (7) Error at input code 800 HEX. DAC2813 specified with $100 \Omega$ connected between $\mathrm{V}_{\text {REF OUT }}$ and $\mathrm{V}_{\text {REF IN }}$; and with $500 \Omega$ connected between $\mathrm{V}_{\text {REF }}$ out and BPO. (8) Maximum represents the $3 \sigma$ limit. Not $100 \%$ tested for this parameter. (9) For the worst-case code change: $7 \mathrm{FF}_{\text {HEX }}$ to $800_{\text {HEX }}$ and $800_{\text {HEX }}$ to $7 F F_{\text {HEX }}$ (10) Crosstalk is defined as the change in any output as a result of any other output being driven from -10 V to +10 V at rated output current. (11) The maximum voltage at which ACOM and DCOM may be separated without affecting accuracy specifications.

ABSOLUTE MAXIMUM RATINGS


NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

## ORDERING INFORMATION

| MODEL | PACKAGE | TEMPERATURE <br> RANGE |
| :--- | :---: | :---: |
| DAC2813AP | 28 -Pin DBL Wide DIP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

## ELECTROSTATIC DISCHARGE SENSITIVITY

Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

## PACKAGE INFORMATION

| MODEL | PACKAGE | PACKAGE DRAWING <br> NUMBER $^{(1)}$ |
| :--- | :---: | :---: |
| DAC2813AP | 28 -Pin DBL Wide DIP | 167 |

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

## BLOCK DIAGRAM




## TRUTH TABLE

| $\overline{\text { WR }}$ | $\overline{\text { EN1 }}$ | $\overline{\text { EN2 }}$ | $\overline{\text { LDAC }}$ | $\overline{\text { RESET }}$ | OPERATION |
| :---: | :---: | :---: | :---: | :---: | :--- |
| X | X | X | X | 0 | Reset both D/A Latches. Does |
| 1 | X | X | X | 1 | not reset input latches. |
| X | 1 | 1 | 1 | 1 | No Operation |
| 0 | 1 | 0 | 1 | 1 | Load Data into First Rank for D/A 2 |
| 0 | 0 | 1 | 1 | 1 | Load Data into First Rank for D/A 1 |
| 0 | 1 | 1 | 0 | 1 | Load Second Rank from First |
| 0 | 0 | 0 | 0 | 1 | Rank, both D/As |
| 0 |  |  |  |  |  |

"X" = Don't Care


## PIN DESCRIPTIONS

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | DB11 | DATA, MSB, positive true. |
| 2 | DB10 | DATA |
| 3 | DB9 | DATA |
| 4 | DB8 | DATA |
| 5 | DB7 | DATA |
| 6 | DB6 | DATA |
| 7 | DB5 | DATA |
| 8 | DB4 | DATA |
| 9 | DB3 | DATA |
| 10 | DB2 | DATA |
| 11 | DB1 | DATA |
| 12 | DB0 | DATA, LSB. |
| 13 | RESET | Resets output of all D/As to bipolar-zero. The D/A remains in this state until overwritten an $\overline{\text { LDAC }}-\overline{\mathrm{WR}}$ command. RESET does not reset the input latch. After power-up and reset, input latches will be in an indeterminant state. |
| 14 | $\overline{\mathrm{WR}}$ | Write strobe. Must be low for data transfer to any latch (except RESET). |
| 15 | EN2 | Enable for 12-bit input data latch of D/A 2. NOTE: This logic path is slower than the WR\ path. |
| 16 | EN1 | Enable for 12 -bit input data latch of D/A 1. NOTE: This logic path is slower than the WR $\backslash$ path. |
| 17 | $\overline{\text { LDAC }}$ | Load DAC enable. Must be low with $\overline{W R}$ for data transfer to the D/A latch and simultaneous update of both D/A converters. |
| 18 | DCOM | Digital common, logic currents return. |
| 19 | $-\mathrm{V}_{\mathrm{cc}}$ | Analog supply input, nominally -12 V or -15 V referred to ACOM. |
| 20 | $+\mathrm{V}_{\mathrm{CC}}$ | Analog supply input, nominally +12 V or +15 V referred to ACOM . |
| 21 | $V_{\text {REF OUT }}$ | +10 V reference output. |
| 22 | ACOM | Analog common, $+\mathrm{V}_{\mathrm{CC}},-\mathrm{V}_{\mathrm{CC}}$ supply return. |
| 23 | BPO2 | Bipolar offset. Connect to pin 21 ( $\mathrm{V}_{\text {REF OUT }}$ ) through a $100 \Omega$ resistor or through a 200 potentiometer for Bipolar Offset Adjust for D/A 2. |
| 24 | BPO1 | Bipolar offset. Connect to pin 21 ( $\mathrm{V}_{\text {REF OUT }}$ ) through a $100 \Omega$ resistor or through a 200 potentiometer for Bipolar Offset Adjust or D/A 1. |
| 25 | $\mathrm{V}_{\text {REF IN } 2}$ | Connect to $\mathrm{V}_{\text {REF OUT }}$ through $500 \Omega$ fixed resistor or through a $1 \mathrm{k} \Omega$ gain adjustment potentiometer for D/A 2. |
| 26 | $\mathrm{V}_{\text {REF IN } 1}$ | Connect to $\mathrm{V}_{\text {REF OUT }}$ through $500 \Omega$ fixed resistor or through a $1 \mathrm{k} \Omega$ gain adjustment potentiometer for D/A 1. |
| 27 | $\mathrm{V}_{\text {OUT } 2}$ | D/A 2 analog output. |
| 28 | $\mathrm{V}_{\text {OUT } 1}$ | D/A 1 analog output. |

## TYPICAL PERFORMANCE CURVES

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{cC}}= \pm 15 \mathrm{~V}$ unless otherwise noted.







## TYPICAL PERFORMANCE CURVES (CONT)

$T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{~V}$ unless otherwise noted.


## DISCUSSION OF SPECIFICATIONS

## LINEARITY ERROR

Linearity error is defined as the deviation of the analog output from a straight line drawn between the end points (digital inputs all " 1 s " and all "0s"). DAC2813 linearity error is $\pm 1 / 2$ LSB max at $+25^{\circ} \mathrm{C}$.

## DIFFERENTIAL LINEARITY ERROR

Differential Linearity Error (DLE) is the deviation from a 1LSB output change from one adjacent state to the next. A DLE specification of $1 / 2 \mathrm{LSB}$ means that the output step size can range from $1 / 2 \mathrm{LSB}$ to $3 / 2 \mathrm{LSB}$ when the digital input code changes from one code word to the adjacent code word If the DLE is more positive than -1 LSB , the $\mathrm{D} / \mathrm{A}$ is said to be monotonic.

## MONOTONICITY

A D/A converter is monotonic if the output either increases or remains the same for increasing digital input values. DAC2813 is monotonic over their specification temperature range $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

## DRIFT

Gain Drift is a measure of the change in the Full Scale Range (FSR) output over the specification temperature range. Gain Drift is expressed in parts per million per degree Celsius (ppm/ ${ }^{\circ} \mathrm{C}$ ).
Bipolar Zero Drift is measured with a data input of $800_{\text {Hex }}$. The D/A is configured for bipolar output. Bipolar Zero Drift is expressed in parts per million of Full Scale Range per degree Celsius (ppm of FSR/ $/{ }^{\circ} \mathrm{C}$ ).

$\overline{\mathrm{WR}}(\mathrm{V})$

## SETTLING TIME

Settling Time is the total time (including slew time) for the output to settle to within an error band around its final value after a change in input. Settling times are specified to $\pm 0.01 \%$ of Full Scale Range (FSR) for two conditions: one for a FSR output change of 20 V ( $25 \mathrm{k} \Omega$ feedback) and one for a 1LSB change. The 1LSB change is measured at the Major Carry $\left(7 \mathrm{FF}_{\mathrm{HEX}}\right.$ to $800_{\mathrm{HEX}}$, and $800_{\text {HEX }}$ to $\left.7 \mathrm{FF}_{\mathrm{HEX}}\right)$, the input code transition at which worst-case settling time occurs.

## OPERATION

## INTERFACE LOGIC

The bus interface logic of the DAC2813 consists of two independently addressable latches in two ranks for each D/A converter. The first rank consists of one 12-bit input latch which can be loaded directly from a 12 - or 16 -bit microprocessor/microcontroller bus. The input latch holds data temporarily before it is loaded into the second latch, the D/A latch. This double buffered organization permits simultaneous update of all D/As.
All latches are level-triggered. Data present when the control signals are logic " 0 " will enter the latch. When the control signals return to logic " 1 ", the data is latched.

CAUTION: DAC2813 was designed to use $\overline{\mathrm{WR}}$ as the fast strobe. WR/ has a much faster logic path than $\overline{\mathrm{EN}_{\mathrm{X}}}$ (or LDAC). Therefore, if one permanently wires $\overline{\mathrm{WR}}$ to DCOM and uses only $\overline{\mathrm{EN}_{\mathrm{x}}}$ to strobe data into the latches,
the DATA HOLD time will be long, approximately 20ns to 30 ns and this time will vary considerably in this range from unit to unit. DATA HOLD time using $\overline{\mathrm{WR}}$ is 5 ns max.

## RESET FUNCTION

The Reset function resets only the D/A latch. Therefore, after a RESET, good data must be written to all the input latches before an $\overline{\mathrm{LDAC}}-\overline{\mathrm{WR}}$ command is issued. Otherwise, old data or unknown data is present in the input latches and will be transferred to the D/A latch producing an analog output value that may be unwanted.

## LOGIC INPUT COMPATIBILITY

DAC2813 digital inputs are TTL compatible (1.4V switching level) over the operating range of $+\mathrm{V}_{\mathrm{cc}}$. Each input has low leakage and high input impedance. Thus the inputs are suitable for being driven by any type of 5 V logic. An equivalent circuit of a digital input is shown in Figure 1.
Open DATA input lines will float to 7 V or more. Although this will not harm the DAC2813, current spikes will occur in the input lines when a logic 0 is asserted and, in addition, the speed of the interface will be slower. A digital output driving a DATA input line of the DAC2813 must not drive, or let the DATA input float, above +5.5 V . Unused DATA inputs should be connected to DCOM.

Unused CONTROL inputs should be connected to a voltage greater than +2 V but not greater than +5.5 V . If this voltage is not available, the control inputs can be connected to $+\mathrm{V}_{\mathrm{CC}}$ through a $100 \mathrm{k} \Omega$ resistor to limit the input current.


FIGURE 1. Equivalent Digital Input Circuit.

## INPUT CODING

DAC2813 accepts positive-true binary input codes. Input coding for bipolar analog outputs is Bipolar Offset Binary (BOB), where an input code of $000_{\text {HEX }}$ gives a minus fullscale output, an input of FFF $_{\text {HEX }}$ gives an output 1LSB below positive full scale, and zero occurs for an input code of $800_{\text {Hex }}$.

DAC2813 can be used with two's complement coding if a logic inverter is used ahead of the MSB input (DB11).
DAC2813 can be connected for 0 to +10 V unipolar operation by using the BPO resistors, plus a $100 \Omega$ series resistor, in parallel with the internal feedback resistor. In this case, an input code of $000_{\text {HEX }}$ gives zero volt output, an input of $\mathrm{FFF}_{\text {HEX }}$ gives an output 1LSB below positive full scale.

## INTERNAL/EXTERNAL REFERENCE USE

DAC2813 contains a $+10 \mathrm{~V} \pm 50 \mathrm{mV}$ voltage reference, $\mathrm{V}_{\text {REF }}$ out. $\mathrm{V}_{\text {Ref out }}$ is available to drive external loads sourcing up to 2 mA . The load current should be constant, otherwise the gain (and bipolar offset, if connected) of the D/A converters will vary.
For DAC2813 $\mathrm{V}_{\text {Ref out }}$ must be connected to $\mathrm{V}_{\text {Ref In } 1}$ and $\mathrm{V}_{\text {REF IN } 2}$ through gain adjust resistors with a nominal value of $500 \Omega$. Trim potentiometers with a nominal value of $1000 \Omega$ can be used to provide adjustment to zero gain error.
It is possible to use references other than +10 V . The recommended range of reference voltage is from +8 V to +11 V , which allows both 8.192 V and 10.24 V ranges to be used. However, DAC2813 is optimized for fixed-reference applications. If the reference voltage is expected to time-vary over a wide range, a CMOS multiplying D/A is a better choice.


FIGURE 2. Relationship of Offset and Gain Adjustments for a Bipolar D/A Converter.

| DIGITAL INPUT | ANALOG OUTPUT |  |
| :--- | :---: | :---: |
|  | UNIPOLAR | BIPOLAR |
|  | $\mathbf{0}$ TO +10V | $\pm 10 \mathrm{~V}$ |
| FFF $_{\text {HEX }}$ | +9.9976 V | +9.9951 V |
| $800_{\text {HEX }}$ | +5.0000 V | 0.0000 V |
| 7 FF |  |  |
| $000_{\text {HEX }}$ | +4.9976 V | -0.0049 V |
| 1 LSB | 0.0000 V | -10.0000 V |

TABLE III. Analog Output Calibration Values.

## GAIN AND OFFSET ADJUSTMENTS

Figure 2 illustrates the relationship of offset and gain adjustments to a bipolar connected D/A converter. Offset should be adjusted first to avoid interaction of adjustments.

## Offset Adjustment

For bipolar analog output operation, apply digital input code $000_{\text {HEX }}$ to produce the maximum negative output and adjust the offset potentiometer for -10.000 V . See Table III for calibration values and codes.

## Gain Adjustment

For either unipolar or bipolar operation, apply digital input code $\mathrm{FFF}_{\text {HEX }}$ gives the maximum positive voltage output. Adjust the gain potentiometer for this positive full scale voltage. See Table III for calibration values.

## INSTALLATION

## POWER SUPPLY CONNECTIONS

Power supply decoupling capacitors should be added as shown in Figure 4. Best settling time performance occurs using a 1 to $10 \mu \mathrm{~F}$ tantalum capacitor at $-\mathrm{V}_{\mathrm{CC}}$. Applications with less critical settling time may be able to use $0.01 \mu \mathrm{~F}$ at $-\mathrm{V}_{\mathrm{CC}}$ as well as at $+\mathrm{V}_{\mathrm{CC}}$. The capacitors should be located close to the package.
DAC2813 features separate digital and analog power supply returns to permit optimum connections for low noise and high speed performance. It is recommended that both DIGITAL COMMON (DCOM) and ANALOG COMMON
(ACOM) be connected directly to a ground plane under the package. If a ground place is not used, connect the ACOM and DCOM pins together close to the package. Since the reference point for $V_{\text {OUT }}$ and $V_{\text {REF OUT }}$ is the ACOM pin, it is also important to connect the load directly to the ACOM pin. The change in current in the ACOM pin due to an input date word change from $000_{\text {HEX }}$ to $\mathrm{FFF}_{\text {HEX }}$ is only 1 mA for each D/A converter.

## OUTPUT VOLTAGE SWING and range connections

DAC 2813 output amplifiers provide a $\pm 10 \mathrm{~V}$ output swing while operating on supplies as low as $\pm 12 \mathrm{~V} \pm 5 \%$.

DAC2813 is internally connected to provide $\pm 10 \mathrm{~V}$ output when the bipolar offset pins BPO1 and/or BPO2 are connected, through $100 \Omega$ resistors, to $\mathrm{V}_{\text {Ref out }}$. For a unipolar 0 to +10 V output, the BPO resisitor, in series with a $100 \Omega$ external resistor, may be paralleled with the internal feedback resistor to provide the correct scaling. The internal feedback resistors ( $25 \mathrm{k} \Omega$ ) and the bipolar offset resistor ( $24.9 \mathrm{k} \Omega$ ) are trimmed to an absolute tolerance of $\pm 2 \%$.

## 12- AND 16-BIT BUS INTERFACES

DAC2813 data is latched into the input latches of each D/A by asserting low each ENx individually and transferring the data from the bus to each input latch by asserting WR low. All D/A outputs in each package are then updated simultaneously by asserting LDAC and WR low. Be sure and read the CAUTION statement in the LOGIC INPUT COMPATIBILITY section.


FIGURE 3. DAC2813 Power Supply, Output Range, Gain and Offset Adjust Connections. Unipolar output connected DAC2813s have Gain Adjust only.


FIGURE 4. DAC2813 Output Amplifier Range Connnections.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

