

# ADS1286

## 12-Bit Micro Power Sampling ANALOG-TO-DIGITAL CONVERTER

### FEATURES

- TRUE DIFFERENTIAL INPUTS
- SERIAL INTERFACE
- GUARANTEED NO MISSING CODES
- 20kHz SAMPLING RATE
- LOW SUPPLY CURRENT: 250 $\mu$ A
- ALTERNATE SOURCE TO LTC1286


### APPLICATIONS

- REMOTE DATA ACQUISITION
- ISOLATED DATA ACQUISITION
- TRANSDUCER INTERFACE
- BATTERY OPERATED SYSTEMS

### DESCRIPTION

The ADS1286 is a 12-bit, 20kHz analog-to-digital converter with a fully differential input and sample and hold amplifier and consumes only 250 $\mu$ A of supply current. The ADS1286 offers an SPI and SSI compatible serial interface for communications over a two or three wire interface. The combination of a serial two wire interface and micropower consumption makes the ADS1286 ideal for remote applications and for those requiring isolation.

The ADS1286 is available in a 8-pin plastic mini DIP and a 8-lead SOIC.



# SPECIFICATIONS

At  $T_A = T_{MIN}$  to  $T_{MAX}$ ,  $+V_{CC} = +5V$ ,  $V_{REF} = 5V$ ,  $f_{CLK} = 200kHz$ , unless otherwise specified.

PARAMETER	CONDITIONS	ADS1286, ADS1286A			ADS1286K, ADS1286B			ADS1286C, ADS1286L			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>ANALOG INPUT</b>											
Input Voltage Range (Unipolar)		-0.05V		$V_{CC}+0.05V$	*	*	*	*	*	*	V
Input Capacitance			25		*	*	*	*	*	*	pF
Input Leakage Current			$\pm 1$		*	*	*	*	*	*	$\mu A$
<b>SYSTEM PERFORMANCE</b>											
Resolution		12	12		*	*	*	*	*	*	Bits
No Missing Codes					*	*	*	*	*	*	Bits
Integral Linearity			$\pm 1$	$\pm 2$	*	*	*	$\pm 0.5$	$\pm 1$	$\pm 1$	LSB
Differential Linearity			$\pm 0.5$	$\pm 1.0$	*	*	$\pm 0.75$	$\pm 0.25$	$\pm 0.75$	$\pm 0.75$	LSB
Offset Error			0.75	$\pm 3$	*	*	*	*	*	*	LSB
Gain Error			$\pm 2$	$\pm 8$	*	*	*	*	*	*	LSB
Noise			50		*	*	*	*	*	*	$\mu V_{rms}$
Power Supply Rejection			82		*	*	*	*	*	*	dB
<b>SAMPLING DYNAMICS</b>											
Conversion Time				12			*			*	Clk Cycles
Acquisition Time				1.5			*			*	Clk Cycles
Small Signal Bandwidth			500		*			*			kHz
<b>DYNAMIC CHARACTERISTICS</b>											
Total Harmonic Distortion	$V_{IN} = 5.0V_{p-p}$ at 1kHz		85			*		*			dB
	$V_{IN} = 5.0V_{p-p}$ at 5kHz		83			*		*			dB
SINAD	$V_{IN} = 5.0V_{p-p}$ at 1kHz		72			*		*			dB
Spurious Free Dynamic Range	$V_{IN} = 5.0V_{p-p}$ at 1kHz		90			*		*			dB
<b>VOLTAGE REFERENCE INPUT</b>											
$V_{REF}$		1.25	2.5	$V_{CC}+0.05V$	*	*	*	*	*	*	V
$R_{REF}$	$\overline{CS} = V_{CC}$		5000		*	*	*	*	*	*	M $\Omega$
	$\overline{CS} = GND$		5000		*	*	*	*	*	*	M $\Omega$
$I_{REF}$	$\overline{CS} = V_{CC}$		0.01	2.5	*	*	*	*	*	*	$\mu A$
	$t_{CYC} \geq 640\mu s$ , $f_{CLK} \leq 25kHz$		3	20	*	*	*	*	*	*	$\mu A$
	$t_{CYC} = 80\mu s$ , $f_{CLK} = 200kHz$		3	20	*	*	*	*	*	*	$\mu A$
<b>DIGITAL INPUT/OUTPUT</b>											
Logic Family			CMOS			*		*			
Logic Levels:						*		*			
$V_{IH}$	$I_{IH} = +5\mu A$	3		$+V_{CC}$	*	*	*	*	*	*	V
$V_{IL}$	$I_{IL} = +5\mu A$	0.0		0.8	*	*	*	*	*	*	V
$V_{OH}$	$I_{OH} = 400\mu A$	3		$+V_{CC}$	*	*	*	*	*	*	V
$V_{OL}$	$I_{OL} = 1.6\mu A$	0.0		0.4	*	*	*	*	*	*	V
Data Format		Straight Binary				*		*			
<b>POWER SUPPLY REQUIREMENTS</b>											
Power Supply Voltage		+4.50	5	5.25	*	*	*	*	*	*	V
Quiescent Current, $V_{ANA}$	$t_{CYC} \geq 640\mu s$ , $f_{CLK} \leq 25kHz$		200	400		*	*	*	*	*	$\mu A$
	$t_{CYC} = 90\mu s$ , $f_{CLK} = 200kHz$		250	500		*	*	*	*	*	$\mu A$
Power Down	$\overline{CS} = V_{CC}$			3		*	*	*	*	*	$\mu A$
<b>TEMPERATURE RANGE</b>											
Specified Performance	ADS1286, K, L ADS1286A, B, C	0		+70	*	*	*	*	*	*	$^{\circ}C$
		-40		+85	*	*	*	*	*	*	$^{\circ}C$

\* Specifications same as grade to the left.

# TIMING CHARACTERISTICS

$f_{CLK} = 200kHz$ ,  $T_A = T_{MIN}$  to  $T_{MAX}$ .

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
$t_{SMPL}$	Analog Input Sample Time	See Operating Sequence		1.5		Clk Cycles
$t_{SMPL (MAX)}$	Maximum Sampling Frequency	ADS1286	• 12.5		20	kHz
$t_{CONV}$	Conversion Time	See Operating Sequence		12		Clk Cycles
$t_{dDO}$	Delay Time, $CLK \downarrow$ to $D_{OUT}$ Data Valid	See Test Circuits		75	150	ns
$t_{dis}$	Delay Time, $CS \uparrow$ to $D_{OUT}$ Hi-Z	See Test Circuits		25	50	ns
$t_{en}$	Delay Time, $CLK \downarrow$ to $D_{OUT}$ Enable	See Test Circuits		50	100	ns
$t_{hDO}$	Time Output Data Remains Valid After $CLK \downarrow$	$C_{LOAD} = 100pF$		30		ns
$t_f$	$D_{OUT}$ Fall Time	See Test Circuits		20	100	ns
$t_r$	$D_{OUT}$ Rise Time	See Test Circuits		20	100	ns
$C_{IN}$	Input Capacitance	Analog Inputs, On Channel		25		pF
		Analog Inputs, Off Channel		5		pF
		Digital Input		5		pF

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

+V <sub>CC</sub> .....	+6V
Analog Input .....	-0.3V to (+V <sub>S</sub> + 300mV)
Logic Input .....	-0.3V to (+V <sub>S</sub> + 300mV)
Case Temperature .....	+100°C
Junction Temperature .....	+150°C
Storage Temperature .....	+125°C
External Reference Voltage .....	+5.5V Max


NOTE: (1) Stresses above these ratings may permanently damage the device.

## ELECTROSTATIC DISCHARGE SENSITIVITY

Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

## PIN CONFIGURATION



## PIN ASSIGNMENTS

PIN	NAME	DESCRIPTION
1	V <sub>REF</sub>	Reference Input.
2	+In	Non Inverting Input.
3	-In	Inverting Input.
4	GND	Ground.
5	$\overline{\text{CS}}/\text{SHDN}$	Chip Select when low, Shutdown Mode when high.
6	D <sub>OUT</sub>	The serial output data word is comprised of 12 bits of data. In operation the data is valid on the falling edge of DCLOCK. The second clock pulse after the falling edge of $\overline{\text{CS}}$ enables the serial output. After one null bit the data is valid for the next 12 edges.
7	DCLOCK	Data Clock synchronizes the serial data transfer and determines conversion speed.
8	+V <sub>CC</sub>	Power Supply.







## ORDERING INFORMATION

PRODUCT	INTEGRAL LINEARITY	TEMPERATURE RANGE	PACKAGE	PACKAGE DRAWING NUMBER
ADS1286P	±2	0°C to +70°C	Plastic DIP	006
ADS1286PK	±2	0°C to +70°C	Plastic DIP	006
ADS1286PL	±1	0°C to +70°C	Plastic DIP	006
ADS1286U	±2	0°C to +70°C	SOIC	182
ADS1286UK	±2	0°C to +70°C	SOIC	182
ADS1286UL	±1	0°C to +70°C	SOIC	182
ADS1286PA	±2	-40°C to +85°C	Plastic DIP	006
ADS1286PB	±2	-40°C to +85°C	Plastic DIP	006
ADS1286PC	±1	-40°C to +85°C	Plastic DIP	006
ADS1286UA	±2	-40°C to +85°C	SOIC	182
ADS1286UB	±2	-40°C to +85°C	SOIC	182
ADS1286UC	±1	-40°C to +85°C	SOIC	182

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.







# TYPICAL PERFORMANCE CURVES

At  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $f_{\text{CLK}} = 200\text{kHz}$ ,  $V_{\text{CC}} = V_{\text{ANA}} = +5\text{V}$ , using external reference, unless otherwise specified.









# TYPICAL PERFORMANCE CURVES (CONT)

At  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $f_{\text{CLK}} = 200\text{kHz}$ ,  $V_{\text{CC}} = V_{\text{ANA}} = +5\text{V}$ , using external reference, unless otherwise specified.






# TYPICAL PERFORMANCE CURVES (CONT)

At  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ ,  $f_{\text{CLK}} = 200\text{kHz}$ ,  $V_{\text{CC}} = V_{\text{ANA}} = +5\text{V}$ , using external reference, unless otherwise specified.




# TYPICAL PERFORMANCE CURVES (CONT)


At  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ ,  $f_{\text{CLK}} = 200\text{kHz}$ ,  $V_{\text{CC}} = V_{\text{ANA}} = +5\text{V}$ , using external reference, unless otherwise specified.




# TEST CIRCUITS




Load Circuit for  $t_{dDO}$ ,  $t_r$  and  $t_f$




Voltage Waveforms for  $D_{OUT}$  Rise and Fall Times,  $t_r$ ,  $t_f$



Voltage Waveforms for  $D_{OUT}$  Delay Times,  $t_{dDO}$




Load Circuit for  $t_{dis}$  and  $t_{en}$



NOTES: (1) Waveform 1 is for an output with internal conditions such that the output is high unless disabled by the output control. (2) Waveform 2 is for an output with internal conditions such that the output is low unless disabled by the output control.

Voltage Waveforms for  $t_{dis}$



Voltage Waveforms for  $t_{en}$






FIGURE 1. ADS1286 Operating Sequence.

## SERIAL INTERFACE

The ADS1286 communicates with microprocessors and other external digital systems via a synchronous 3-wire serial interface. The DCLOCK synchronizes the data transfer with each bit being transmitted on the falling DCLOCK edge and captured on the rising DCLOCK edge in receiving systems. A falling  $\overline{CS}$  initiates data transfer as shown in Figure 1. After  $\overline{CS}$  falls the second DCLOCK pulse enable  $D_{OUT}$ . After one null bit the A/D conversion result is output on the  $D_{OUT}$  line. Bringing  $\overline{CS}$  high resets the ADS1286 for the next data exchange.

## MICROPOWER OPERATION

With typical operating currents of 250 $\mu$ A and automatic shutdown between conversions, the ADS1286 achieves extremely low power consumption over a wide range of sample rates (see Figure 2). The auto-shutdown allows the supply current to drop with reduced sample rate.

## SHUTDOWN

The ADS1286 is equipped with automatic shutdown features. They draw power when the  $\overline{CS}$  pin is low and shut down completely when that pin is high. The bias circuit and comparator powers down and the reference input becomes high impedance at the end of each conversion leaving the DCLOCK running to clock out the LSB first data or zeroes.

If the  $\overline{CS}$  is not running rail-to-rail, the input logic buffer will draw current. This current may be large compared to the typical supply current. To obtain the lowest supply current, bring the  $\overline{CS}$  pin to ground when it is low and to supply voltage when it is high.

When the  $\overline{CS}$  pin is high (= supply voltage), the converter is in shutdown mode and draws only leakage current. The status of the DCLOCK input has no effect on supply current during this time. There is no need to stop DCLOCK with  $\overline{CS}$  = High; it can continue to run without drawing current.




FIGURE 2. Automatic Power Shutdown Between Conversions Allows Power Consumption to Drop with Sample Rate.

## MINIMIZING POWER DISSIPATION

In systems that have significant time between conversions, lowest power drain will occur with the minimum  $\overline{CS}$  low time. Bringing  $\overline{CS}$  low, transferring data as quickly as possible, and then bringing it back high will result in the lowest current drain. This minimizes the amount of time the device draws power. After a conversion the A/D automatically shuts down even if  $\overline{CS}$  is held low. If the clock is left running to clock out LSB-data or zero, the logic will draw a small current. Figure 3 shows that the typical supply current with  $\overline{CS} = \text{Ground}$  varies from  $1\mu\text{A}$  at  $1\text{kHz}$  to  $6\mu\text{A}$  at  $200\text{kHz}$ . When  $\overline{CS} = V_{CC}$ , the logic is gated off and no supply current is drawn regardless of the clock frequency.




FIGURE 3. Shutdown Current with  $\overline{CS}$  High is  $1\text{nA}$  Typically, Regardless of the Clock. Shutdown Current with  $\overline{CS} = \text{Ground}$  Varies from  $1\mu\text{A}$  at  $1\text{kHz}$  to  $6\mu\text{A}$  at  $200\text{kHz}$ .

## RC INPUT FILTERING

It is possible to filter the inputs with an RC network as shown in Figure 4. For large values of  $C_{\text{FILTER}}$  (e.g.,  $1\mu\text{F}$ ), the capacitive input switching currents are averaged into a net DC current. Therefore, a filter should be chosen with a small resistor and large capacitor to prevent DC drops across the resistor. The magnitude of the DC current is approximately  $I_{\text{DC}} = 20\text{pF} \times V_{\text{IN}}/t_{\text{CYC}}$  and is roughly proportional to  $V_{\text{IN}}$ . When running at the minimum cycle time of  $64\mu\text{s}$ , the input current equals  $1.56\mu\text{A}$  at  $V_{\text{IN}} = 5\text{V}$ . In this case, a filter resistor of  $75\Omega$  will cause  $0.1\text{LSB}$  of full-scale error. If a larger filter resistor must be used, errors can be eliminated by increasing the cycle time.




FIGURE 4. RC Input Filtering.

## REDUCED REFERENCE OPERATION

The effective resolution of the ADS1286 can be increased by reducing the input span of the converter. The ADS1286 exhibits good linearity and gain over a wide range of reference voltages (see Typical Performance Curves “Change in Linearity vs Reference Voltage” and “Change in Gain vs Reference Voltage”). However, care must be taken when operating at low values of  $V_{\text{REF}}$  because of the reduced LSB step size and the resulting higher accuracy requirement placed on the converter. The following factors must be considered when operating at low  $V_{\text{REF}}$  values:

1. Offset
2. Noise

### OFFSET WITH REDUCED $V_{\text{REF}}$

The offset of the ADS1286 has a larger effect on the output code. When the ADC is operated with reduced reference voltage. The offset (which is typically a fixed voltage) becomes a larger fraction of an LSB as the size of the LSB is reduced. The Typical Performance Curve “Change in Offset vs Reference Voltage” shows how offset in LSBs is related to reference voltage for a typical value of  $V_{\text{OS}}$ . For example, a  $V_{\text{OS}}$  of  $122\mu\text{V}$  which is  $0.1\text{LSB}$  with a  $5\text{V}$  reference becomes  $0.5\text{LSB}$  with a  $1\text{V}$  reference and  $2.5\text{LSBs}$  with a  $0.2\text{V}$  reference. If this offset is unacceptable, it can be corrected digitally by the receiving system or by offsetting the negative input of the ADS1286.

### NOISE WITH REDUCED $V_{\text{REF}}$

The total input referred noise of the ADS1286 can be reduced to approximately  $200\mu\text{V}$  peak-to-peak using a ground plane, good bypassing, good layout techniques and minimizing noise on the reference inputs. This noise is insignificant with a  $5\text{V}$  reference but will become a larger fraction of an LSB as the size of the LSB is reduced.

For operation with a  $5\text{V}$  reference, the  $200\mu\text{V}$  noise is only  $0.15\text{LSB}$  peak-to-peak. In this case, the ADS1286 noise will contribute virtually no uncertainty to the output code. However, for reduced references the noise may become a significant fraction of an LSB and cause undesirable jitter in the output code. For example, with a  $2.5\text{V}$  reference this same  $200\mu\text{V}$  noise is  $0.3\text{LSB}$  peak-to-peak. This will reduce the range of input voltages over which a stable output code can be achieved by  $1\text{LSB}$ . If the reference is further reduced to  $1\text{V}$ , the  $200\mu\text{V}$  noise becomes equal to  $0.8\text{LSBs}$  and a stable code may be difficult to achieve. In this case averaging multiple readings may be necessary.




FIGURE 5. Thermocouple Application Using a MUX to Scale the Input Range of an A/D Converter in Order to Increase Accuracy As Well As Resolution.




FIGURE 6. ADS1286 with RTD Sensor.