# **AVR-FPGA Interface Design 5**

#### **Features**

- Initialization and Use of AVR-FPGA Interface and Interrupts
- Initialization and Use of the Shared Dual-port SRAM
- Initialization and Use of the AVR® Hardware Multiplier
- Initialization and Use of the AVR UARTs
- Full Source Code for AVR Microcontroller and FPGA Included

## **Description**


Atmel's AT94K sample designs are provided to familiarize the user with the AT94K FPSLIC<sup>™</sup> device. This design is an enhancement of Design 4 (doc2328.pdf). The only difference between the two designs is that this design transmits/receives the multiplication result from Universal Asynchronous Receiver Transmitters (UARTs).

This design is composed of a simple AVR program and two loadable ripple-carry counters implemented in the FPGA. The counters begin counting at zero upon power-up and will generate an interrupt to the AVR using the ripple-carry out signal. The active low interrupt must be held for three clock cycles prior to being acknowledged by the AVR.



# Programmable SLI AT94K


# Application Note







# **Functional Block Diagram**



The block diagram shows the connections used in this example, all interface connections are implemented using dedicated resources. This example makes use of the AVR-FPGA Data Bus, two FPGA Interrupts, two I/O Select signals, two SRAM locations, the AVR Hardware Multiplier and the two AVR UARTs.

# **AVR-FPGA Interface Design 5**

# **Implementation**

The AVR source of this design has been implemented in C for the CodeVision AVR, IAR Systems and ImageCraft compilers, and in assembly for the Atmel Assembler. The FPGA design has been implemented in Verilog and VHDL. Each file is commented.

Assuming a default System Designer™ installation, the source files for this application note can be found within the \SystemDesigner\Examples\AT94K\Coverify\doc2329.zip archive. Alternatively, the source files may be downloaded from the FPSLIC Application Notes section of the Atmel web site (http://www.atmel.com). The source files for the Design 5 are shown in Table 1.

Table 1. Source Files for Design 5

| File              | Description                                    |
|-------------------|--|
| AT94KDEF.INC      | Atmel AVR Assembler FPSLIC Include File        |
| D5-ATML.ASM       | Atmel AVR Assembler Design 5 Source File       |
| D5-CVAVR.C        | CodeVision AVR Design 5 Source File            |
| D5-IAR.C          | IAR Systems Design 5 Source File               |
| D5-ICC.C          | ImageCraft Design 5 Source File                |
| v150-at94k-32.xcl | IAR Systems v1.50 Design XLINK File            |
| v200-at94k-32.xcl | IAR Systems v2.00 Design XLINK File            |
| COUNTER.V         | Counter One Implementation Verilog Source File |
| COUNTER2.V        | Counter Two Implementation Verilog Source File |
| COUNTER3.V        | Top-level Verilog Source File                  |
| COUNTER.VHD       | Counter One Implementation VHDL Source File    |
| COUNTER2.VHD      | Counter Two Implementation VHDL Source File    |
| COUNTER3.VHD      | Top-level VHDL Source File                     |

The top-level HDL source code is COUNTER3.V or COUNTER3.VHD. This code instantiates two 8-bit loadable ripple-carry counters, which count from \$00 to \$3F and \$00 to \$1F. The counters' ENABLE and RESET lines are active high. The ripple-carry out signals are connected to AVR Interrupt Signals INTA0 and INTA1, respectively.

The file containing the AVR microcontroller source code depends on the programming language and the compiler being targeted, consult the archive contents above to determine the corresponding file to your tool flow. When the AVR senses an interrupt resulting from the first counter's ripple-carry out signal, the Interrupt Service Routine (ISR) for INTA0 is executed. During the ISR for INTA0, the AVR increments the count of INTA0 occurrences and stores the count in the shared dual-port SRAM at location \$0F9B. The ISR then uses the Hardware Multiplier and multiplies the two interrupt counts together, and stores the results in SRAM at locations \$0F9D and \$0F9E. The multiplication result is then transmitted from UART0 to UART1 and the received bytes are stored in SRAM at \$0F9F and \$0FA0. The multiplication result is compared with the received bytes, if an error occurred the error count at SRAM location \$0FA1 is incremented. Finally, the ISR places the incremented count on the 8-bit AVR-FPGA Data Bus, which triggers the AVR Write Enable (FPGA signal aWE) and FPGA I/O Select 0 (FPGA signal LOAD), and loads the counter with the value from the AVR-FPGA Data Bus. When the AVR senses an interrupt resulting from the second counter's ripple-carry out signal, the Interrupt Service Routine (ISR) for INTA1 is executed. During the ISR for





INTA1, the AVR increments the count of INTA1 occurrences and stores the count in the shared dual-port SRAM at location \$0F9C. Finally, the ISR triggers the AVR Write Enable (FPGA signal aWE) and FPGA I/O Select 1 (FPGA signal LOAD), loading the counter with the value from the shared dual-port SRAM at location \$0F9C.

Once the aWE and LOAD signals from either counter are released, the corresponding counter will start counting from the loaded value. When either counter has reached its terminal count, its RCO signal will be driven low and will generate an interrupt to the AVR, causing the corresponding ISR to be executed. This operation will then be repeated.

## **Simulation**

When performing co-verification simulation using Atmel's System Designer software, it is necessary to provide stimulus for the counter's RESET and ENABLE signals. Listed below is the suggested HDL stimulus that should be added to the testbench:

For VHDL Design Flows:

```
stimulus: process
begin
sig_reset <= '0';
   sig_enable <= '0';
   wait for 100 ns;
    sig_reset <= '1';
    wait for 100 ns;
    sig_reset <= '0';
    sig_enable <= '1';</pre>
   wait for 200 us;
```

end process stimulus;

### For Verilog Design Flows:

```
initial
begin
      sig_reset = 1'b0;
      sig_enable = 1'b0;
  #100 sig_reset = 1'b1;
  #100 sig_reset = 1'b0;
      sig_enable = 1'b1;
  #200000;
end
```



## **Atmel Corporation**

2325 Orchard Parkway San Jose, CA 95131 Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

#### **Regional Headquarters**

#### Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland

Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

#### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369

#### Iapan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

## **Atmel Operations**

#### Memory

2325 Orchard Parkway San Jose, CA 95131 Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

#### Microcontrollers

2325 Orchard Parkway San Jose, CA 95131 Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602

44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18

Fax: (33) 2-40-18-19-60

#### ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00

Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building

East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000

Fax: (44) 1355-242-743

#### RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0

Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine

BP 123

38521 Saint-Egreve Cedex, France

Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Atmel Programmable SLI Hotline (408) 436-4119

Atmel Programmable SLI e-mail fpslic@atmel.com

FAQ

Available on web site

e-mail
literature@atmel.com

Web Site

http://www.atmel.com

**Disclaimer:** Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

**© Atmel Corporation 2003.** All rights reserved. Atmel<sup>®</sup> and combinations thereof, and AVR<sup>®</sup> are the registered trademarks of Atmel; FPSLIC<sup>™</sup> and System Designer are the trademarks of Atmel.

Other terms and product names may be the trademarks of others.

