## Divide Routines

## Features

- 8- and 16-bit Implementations
- Signed and Unsigned Routines
- Speed and Code-size Optimized Routines
- Runable Example Programs
- Speed is Comparable with Hardware Dividers
- Extremely Compact Code


## Introduction

This application note lists subroutines for division of 8 - and 16 -bit signed and unsigned numbers for the AT94K Field Programmable System Level Integrated Circuit ( PPSLIC $^{\text {TM }}$ ) and the AT94S Secure FPSLIC. A listing of all implementations with key performance specifications is given in Table 1.
Multiplication is not covered in this application note because the FPSLIC device includes a hardware multiplier. For information on using the hardware multiplier, refer to the "Using the FPSLIC Hardware Multiplier" application note, available at the Atmel web site (http://www.atmel.com).

Table 1. Performance Figures Summary

| Application | Code Size <br> (Words) | Execution Time <br> (Cycles) |
| :--- | :---: | :---: |
| $8 / 8=8+8$-bit Unsigned (Code Optimized) | 14 | 97 |
| $8 / 8=8+8$-bit Unsigned (Speed Optimized) | 66 | 58 |
| $8 / 8=8+8$-bit Signed (Code Optimized) | 22 | 103 |
| $16 / 16=16+16$-bit Unsigned (Code Optimized) | 19 | 243 |
| $16 / 16=16+16$-bit Unsigned (Speed Optimized) | 196 | 173 |
| $16 / 16=16+16$-bit Signed (Code Optimized) | 39 | 255 |

This application note listing consists of two files:

- "div_a.asm": Code-size optimized divide routines.
- "div_b.asm": Speed-optimized divide routines.


FPSIIC ${ }^{\text {TM }}$

## Application Note

8/8 = 8 + 8 Unsigned Division - "div8u"

## Algorithm Description

Both program files contain a routine called "div8u", which performs unsigned 8 -bit division. Both implementations are based on the same algorithm. The code-size optimized implementation uses looped code, whereas the speed-optimized code is a straight-line code implementation. Figure 1 shows the flowchart for the code-size optimized version.

The algorithm for unsigned $8 / 8$ division (code-size optimized code) is as follows:

1. Clear remainder and carry.
2. Load loop counter with 9 .
3. Shift left dividend into carry.
4. Decrement loop counter.
5. If loop counter $=0$, return.
6. Shift left carry (from dividend/result) into remainder.
7. Subtract divisor from remainder.
8. If result negative, add back divisor, clear carry and go to step 3 .
9. Set carry and go to step 3 .

Figure 1. "div8u" Flowchart (Code-size Optimized Implementation)


## Usage

The usage of "div8u" is the same for both implementations and is described in the following procedure:

1. Load register variable "dd8u" with the dividend (the number to be divided).
2. Load register variable "dv8u" with the divisor (the dividing number).
3. Call "div8u".
4. The result is found in "dres8u" and the remainder in "drem8u".

## Performance

Table 2. "div8u" Register Usage (Code-size Optimized Version)

| Register | Input | Internal | Output |
| :---: | :--- | :--- | :--- |
| R15 |  | - | "drem8u" - Remainder |
| R16 | "dd8u" - Dividend | - | "dres8u" - Result |
| R17 | "dv8u" - Divisor | - | - |
| R18 | - | "dcnt8u" - Lop Counter | - |

Table 3. "div8u" Performance Figures (Code-size Optimized Version)

| Parameter | Value |
| :--- | :--- |
| Code Size (Words) | 14 |
| Execution Time <br> (Cycles) | 97 |
| Register Usage | Low Registers - 1 <br> High Registers - 3 <br> Pointers - None |
| Interrupts Usage | None |
| Peripherals Usage | None |

Table 4. "div8u" Register Usage (Speed Optimized Version)

| Register | Input | Internal | Output |
| :---: | :--- | :--- | :--- |
| R15 | - | - | "drem8u" - Remainder |
| R16 | "dd8u" - Dividend | - | "dres8u" - Result |
| R17 | "dv8u" - Divisor | - | - |

Table 5. "div8u" Performance Figures (Speed Optimized Version)

| Parameter | Value |
| :--- | :--- |
| Code Size (Words) | 66 |
| Execution Time <br> (Cycles) | 58 |
| Register Usage | Low Registers - 1 <br> High Registers - 2 <br> Pointers - None |
| Interrupts Usage | None |
| Peripherals Usage | None |

The subroutine "mpy8s" implements signed 8-bit division. The implementation is code-size optimized. If negative, the input values shall be represented on two's complement's form. Figure 2 shows the flowchart for the signed 8/8 division.

The algorithm for signed 8/8 division is as follows:

1. XOR dividend and divisor and store in a sign register.
2. If MSB of dividend set, negate dividend.
3. If MSB of divisor set, negate dividend.
4. Clear remainder and carry.
5. Load loop counter with 9.
6. Shift left dividend into carry.
7. Decrement loop counter.
8. If loop counter $\neq 0$, go to step 11 .
9. If MSB of sign register set, negate result.
10. Return.
11. Shift left carry (from dividend/result) into remainder.
12. Subtract divisor from remainder.
13. If result negative, add back divisor, clear carry and go to step 6.
14. Set carry and go to step 6.

Figure 2. "div8s" Flowchart (Signed 8/8 Division)


Usage
The usage of "div8s" follows the procedure below:

1. Load register variable "dd8s" with the dividend (the number to be divided).
2. Load register variable "dv8s" with the divisor (the dividing number).
3. Call "div8s".
4. The result is found in "dres8s" and the remainder in "drem8s".

## Performance

Table 6. "div8s" Register Usage

| Register | Input | Internal | Output |
| :---: | :--- | :--- | :--- |
| R14 | - | "d8s" - Sign Register | - |
| R15 | - | - | "drem8s" - Remainder |
| R16 | "dd8s" - Dividend | - | "dres8s" - Result |
| R17 | "dv8s" - Divisor | - | - |
| R18 | - | "dcnt8s" - Lop Counter | - |

Table 7. "div8s" Performance Figures

| Parameter | Value |
| :--- | :--- |
| Code Size (Words) | 22 |
| Execution Time <br> (Cycles) | 103 |
| Register Usage | Low Registers - 2 <br> High Registers - 3 <br> Pointers - None |
| Interrupts Usage | None |
| Peripherals Usage | None |

16/16 = 16 + 16 Unsigned Division "div16u"

## Algorithm Description

Both program files contain a routine called "div16u", which performs unsigned 16-bit division.
Both implementations are based on the same algorithm. The code-size optimized implementation uses looped code, whereas the speed optimized code is a straight-line code implementation. Figure 3 shows the flowchart for the code-size optimized version.

The algorithm for unsigned $16 / 16$ division (code-size optimized code) is as follows:

1. Clear remainder and carry.
2. Load loop counter with 17.
3. Shift left dividend into carry
4. Decrement loop counter.
5. If loop counter $=0$, return.
6. Shift left carry (from dividend/result) into remainder.
7. Subtract divisor from remainder.
8. If result negative, add back divisor, clear carry and go to step 3.
9. Set carry and go to step 3 .

Figure 3. "div16u" Flowchart (Code-size Optimized Implementation)


Usage
The usage of "div16u" is the same for both implementations and is described in the following procedure:

1. Load the 16-bit register variable "dd16uH:dd16uL" with the dividend (the number to be divided).
2. Load the 16 -bit register variable "dv16uH:dv16uL" with the divisor (the dividing number).
3. Call "div16u".
4. The result is found in "dres16u" and the remainder in "drem16u".

## Performance

Table 8. "div16u" Register Usage (Code-size Optimized Version)

| Register | Input | Internal | Output |
| :---: | :--- | :--- | :--- |
| R14 | - | - | "drem16uL" - Remainder <br> Low Byte |
| R15 | - | - | "drem16uH - Remainder <br> High Byte |
| R16 | "dd16uL" - Dividend <br> Low Byte | - | "dres16uL" - Result <br> Low Byte |
| R17 | "dd16uH" - Dividend <br> High Byte | - | "dres16uH" - Result <br> High Byte |
| R18 | "dv16uL" - Divisor <br> Low Byte | - | - |
| R19 | "dv16uH" - Divisor <br> High Byte | - | - |
| R20 | - | "dcnt16u" - Lop Counter | - |

Table 9. "div16u" Performance Figures (Code-size Optimized Version)

| Parameter | Value |
| :--- | :--- |
| Code Size (Words) | 19 |
| Execution Time <br> (Cycles) | 243 |
| Register Usage | Low Registers - 2 <br> High Registers - 5 <br> Pointers - None |
| Interrupts Usage | None |
| Peripherals Usage | None |

Table 10. "div16u" Register Usage (Speed Optimized Version)

| Register | Input | Internal | Output |
| :---: | :--- | :--- | :--- |
| R14 | - | - | "drem16uL" - Remainder <br> Low Byte |
| R15 | - | - | "drem16uH - Remainder <br> High Byte |
| R16 | "dd16uL" - Dividend <br> Low Byte | - | "dres16uL" - Result <br> Low Byte |
| R17 | "dd16uH" - Dividend <br> High Byte | - | "dres16uH" - Result <br> High Byte |
| R18 | "dv16uL" - Divisor <br> Low Byte | - | - |
| R19 | "dv16uH" - Divisor <br> High Byte | - | - |

Table 11. "div16u" Performance Figures (Speed Optimized Version)

| Parameter | Value |
| :--- | :--- |
| Code Size (Words) | $196+$ return |
| Average Execution <br> Time (Cycles) | 173 |
| Register Usage | Low Registers - 2 <br> High Registers - 4 <br> Pointers - None |
| Interrupts Usage | None |
| Peripherals Usage | None |

16/16 = 16 + 16
Signed Division "div16s"

## Algorithm Description

The subroutine "mpy 16 s " implements signed 16 -bit division. The implementation is code-size optimized. If negative, the input values shall be represented on two's complement's form. Figure 4 shows the flowchart for the signed 16/16 division.

The algorithm for signed 16/16 division is as follows:

1. XOR dividend and divisor high bytes and store in a Sign register.
2. If MSB of dividend high byte set, negate dividend.
3. If MSB of divisor set high byte, negate dividend.
4. Clear remainder and carry.
5. Load loop counter with 17.
6. Shift left dividend into carry.
7. Decrement loop counter.
8. If loop counter $\neq 0$, go to step 11 .
9. If MSB of sign register set, negate result.
10. Return.
11. Shift left carry (from dividend/result) into remainder.
12. Subtract divisor from remainder.
13. If result negative, add back divisor, clear carry and go to step 6 .
14. Set carry and go to step 6 .

Figure 4. "div16s" Flowchart (Signed 16/16 Division)


## Usage

The usage of "div16s" is described in the following procedure:

1. Load the 16 -bit register variable "dd16sH:dd16sL" with the dividend (the number to be divided).
2. Load the 16-bit register variable "dv16sH:dv16sL" with the divisor (the dividing number).
3. Call "div16s".
4. The result is found in "dres16s" and the remainder in "drem16s".

## Performance

Table 12. "div16s" Register Usage

| Register | Input | Internal | Output |
| :---: | :--- | :--- | :--- |
| R14 | - | - | "drem16sL" - Remainder <br> Low Byte |
| R15 | - | - | "drem16sH" - Remainder <br> High Byte |
| R16 | "dd16sL" - Dividend <br> Low Byte | - | "dres16sL" - Result <br> Low Byte |
| R17 | "dd16sH" - Dividend <br> High Byte | - | "dres16sH" - Result <br> High Byte |
| R18 | "dv16sL" - Divisor <br> Low Byte | - | - |
| R19 | "dv16sH" - Divisor <br> High Byte | - | - |
| R20 | - | "dcnt16s" - Lop Counter | - |

Table 13. "div16s" Performance Figures

| Parameter | Value |
| :--- | :--- |
| Code Size (Words) | 39 |
| Execution Time <br> (Cycles) | 255 |
| Register Usage | Low Registers - 2 <br> High Registers - 5 <br> Pointers - None |
| Interrupts Usage | None |
| Peripherals Usage | None |

Atmel Headquarters
Corporate Headquarters 2325 Orchard Parkway
San Jose, CA 95131
TEL (408) 441-0311
FAX (408) 487-2600
Europe
Atmel SarL
Route des Arsenaux 41
Casa Postale 80
CH-1705 Fribourg
Switzerland
TEL (41) 26-426-5555
FAX (41) 26-426-5500
Asia
Atmel Asia, Ltd.
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimhatsui
East Kowloon
Hong Kong
TEL (852) 2721-9778
FAX (852) 2722-1369
Japan
Atmel Japan K.K.
9F, Tonetsu Shinkawa BIdg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
TEL (81) 3-3523-3551
FAX (81) 3-3523-7581

## Atmel Product Operations

Atmel Colorado Springs<br>1150 E. Cheyenne Mtn. Blvd.<br>Colorado Springs, CO 80906<br>TEL (719) 576-3300<br>FAX (719) 540-1759

Atmel Grenoble<br>Avenue de Rochepleine<br>BP 123<br>38521 Saint-Egreve Cedex, France<br>TEL (33) 4-7658-3000<br>FAX (33) 4-7658-3480

## Atmel Heilbronn

Theresienstrasse 2
POB 3535
D-74025 Heilbronn, Germany
TEL (49) 7131672594
FAX (49) 7131672423
Atmel Nantes
La Chantrerie
BP 70602
44306 Nantes Cedex 3, France
TEL (33) 0240181818
FAX (33) 0240181960
Atmel Rousset
Zone Industrielle
13106 Rousset Cedex, France
TEL (33) 4-4253-6000
FAX (33) 4-4253-6001
Atmel Smart Card ICs
Scottish Enterprise Technology Park
East Kilbride, Scotland G75 0QR
TEL (44) 1355-357-000
FAX (44) 1355-242-743

## Atmel Programmable SLI Hotline

(408) 436-4119
e-mail
literature @ atmel.com

Atmel Programmable SLI e-mail
fpslic@atmel.com
Web Site
http://www.atmel.com

## FAQ

Available on web site

## © Atmel Corporation 2001.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.
Atmel ${ }^{\circledR}$ and $A V R^{\circledR}$ are the registered trademarks of Atmel; FPSLIC ${ }^{\text {TM }}$ is the trademark of Atmel.
Other terms and product names may be trademarks of others.

