FPSLIC Training Series (FPGA based designs)

Software Requirements

CPS

Hardware Requirements

- System Designer -Exemplar – Leonardo Spectrum -Modelsim Simulator
- ATSTK94 Starter Kit



- LAB 1 Synthesis with No Macro Generators andgate.vhd
- LAB 2 Synthesis with Automatic Macro Generators adder.vhd
- LAB 3 Synthesis with Macros for Simulation Counter.vhd
- LAB 4 Synthesis with Black Box Macro Generators ramdesign.vhd

LAB 1 : LeonardoSpectrum flow with No Macro Generators

Creating a New Project in System Designer

- 1. Go to Start > Programs > Atmel > System Designer 3.0 to open System Designer .
- 2. From the "Project" menu select "New..."
- 3. Select "New Project Wizard". This will open the New Project Wizard, which allows you to choose your project directory, select which part you want to design with and configure the design tool flow.
- 4. Press "Next >"
- 5. Set-up the Design Directory C:\TRAINING\AVR\LAB1
- 6. Setup the Design File Name LAB1
- 7. Press "Next >"
- In the "New Project Wizard Parts Dialog" select the AT94K40-25DQC, this is the 208-pin TQFP device on the ATSTK94.
- 9. Press "Next >"
- 10. In the "New Project Wizard Tool Flow Dialog select "Mentor VHDL"
- 11. Press "Next >"
- 12. It is possible to add multiple parts to work on using the New Project Wizard Add More Parts Dialog, but for this lab session we will focus on a single AT94K device.
- 13. Press "Next >"
- 14. Press "Finish" on the New Project Wizard Congratulations Dialog.
- 15. Upon clicking the "Finish" button, the "Device View" will be present, click on the part to enter the "Design Flow View".




Figure 1: System Designer Design Flow

The Design Flow view shows the steps required to do a design for FPSLIC, using System Designer and coverification. The arrows on the diagram show dependencies between the steps. So for example if you want to run Pre-layout Coverification, you have to do HDL Entry, Code Entry and define the interface between the AVR and FPGA first.

In this lab we only concentrate on FPGA part of FPSLIC (FPGA Standalone) not on AVR/Coverification part of it. To do FPGA design entry we can either follow the pink path or use the HDL Planner with in FPGA Place and Route tool (**Figaro IDS**), we will choose the later part.

FPGA Place and Route (Figaro IDS) and HDL Planner

1. Press Figaro IDS, the FPGA Place and Route Tool Settings dialog box opens, see Figure 01.

FPGA Place & Route Tool Settings	×
O Open EDIF Netlist	ок
Browse	Help
O Open Saved FPGA design file (.fgd)	
Browse	Cancel
Run FPGA place & route tool in stand alone mode	
Select this mode if you want to launch the FPGA place & route tool, to run macro generators.	
Files Settings]

Figure 01. FPGA Place and Route Tool Settings

2. Select **Run FPGA place & route tool in stand alone mode**, another FPGA Place and Route Tool Settings dialog box appears, see **Figure 02**.




Figure 02. FPGA Place and Route Tool Settings

- 3. Take the default user library
- 4. Press OK. Figaro window pops up, follow the steps below to set up the design
- 5. Go to the File and choose Design Setup, see Figure 03.

Design Directory Setup		×
Design Name:	Configuration:	
dummydes	AT94K 💌	ОК
Design Directory:		Cancel
c:\training\lab1	×	Help
T	▼ ▶	New Design
Tools Flow:	Tools Flow Description:	Remove
Exemplar-MTI Exemplar-Verilog Everest-VHDL FPGA Express -VHDL	Import Net : EDIF Export Net : Flat VHDL Export Delay : Flat/Hier. SDF	

Figure 03. Design Directory Setup

6. Press New Design...

7. Complete the fields as shown in **Figure 04**.

New Design		×
Design Name:	Design Directory:	ок
andgate	c:\trainingVab1	Cancel
<u> </u>	 c:\ training 	
	lab1	Help
I I		<u> </u>
Files of Type:	Drives:	
EDIF Netlist (*.edf)	c:\t	•
Configuration:		
AT94K		•
Tools Flow:	Tools Flow Description:	
Exemplar-MTI	Import Net : EDIF	
Everest-VHDL FPGA Express -VHDL	Export Net : Flat VHDL	
Orcad	Export Delay : Flat/Hier. SDF	

Figure 04 New Design

8. Press OK

HDL Planner

- Double-click on the HDL Planner icon or go to Tools → HDLPlanner in the figaro window to open the HDL planner.
- U X Figaro - andgate : c:\training Edit HDL Planning Software For AT94K FPGAs: andgate.vhd <u>F</u>ile _ 🗆 × 4 <u>E</u>dit V<u>H</u>DL <u>T</u>ools Exemplar Views File <u>R</u>eports <u>H</u>elp 🔊 🖓 👭 🖳 85 🗅 🖻 🖶 🎒 🗈 🛍 **₹ ±** → 👬 👬 🦛 Text: Category: Component: Define Instance Register • -Default (Fixed) * LIBRARY ieee ; USE ieee.std_logic_1164.all; -- Do not delete following library and use clauses. 楢 0 library work; use work.components.all; θ ENTITY entityName IS PORT (2 A, B : IN std_logic; : OUT std_logic Q); END entityName; ARCHITECTURE behaviour of entityName IS SIGNAL dmmy_din : STD_LOGIC_VECTOR(7 downto 0) := (others => 'Z'); SIGNAL dummy : STD_LOGIC := 'Z'; -- Add SIGNAL definitions here BEGIN VendorCo $Q \leq A$ and B;٠ END behaviour; User Libra LibraryCo File: c:\training\andgate.vhd Ln 3 Col 1 EDITING •
- 2. Edit the template as shown in Figure 05.

Figure 05 HDLPlanner

- 3. Go to the File menu and select Save As. Name your project andgate.vhd in the directory created above.
- 4. Close HDL Planner
- 5. Close Figaro.

Functional Simulation using Modelsim simulator for Lab1

- 1. Press the **Simulation** button. ModelSim opens
- 2. Go to the **Design** menu and choose **Create a New Library**, a dialog box appears, see **Figure 06**.

📓 Create a New Library			
Create			
 a new library and a logical mapping to it 			
O a map to an existing library			
Library Name			
work			
Library Maps to:			
work Browse			
OK Cancel			

Figure 06. New Library

- 3. Take the default and press OK
- 4. Go to the **Design** menu and choose **Compile**, a browser window appears, select **andgate.vhd** and **by atmel.vhd**
- 5. Press Compile
- 6. Press Done

Note: *atmel.vhd* file contains the package information that was created by Figaro when andgate.vhd is saved in HDL planner

- 7. Follow next two steps to load the design
- 8. Go to the **Design** menu and choose **Load Design**, the Load Design window appears, see **Figure 07**.

📓 Load Design 📃 🗆 🗙
Design \ VHDL \ Verilog \ Libraries \ SDF \
Library: work
⊕-E entityname
Simulate Simulator Resolution
work.entityname Add default
Load Exit Save Cancel

Figure 07. Load Design

- 9. Select entityname
- 10. Press Add
- 11. Press **Load.** Ignore the following comments:

#Cannot change directory while a simulatiion is in progress. #Use the "quit –sim" command to unload the design first.

12. Type add wave -r /* to open the wave window, see Figure 08.




Figure 08. Wave

13. Apply the following stimulus in the Modelsim window, see Figure 09. force a 1 50, 0 100 -r 100 force b 1 100, 0 200 -r 200 run 600
The force command forces "a" to value 1at 50 ns after the current time;

then to "0" 100 ns from now; and repeat this cycle for every 100 ns

The run command will simulate until 600 ns




Figure 09 Stimulus

14. Watch wave window for the expected results, see Figure 10.

= wave - default		
<u>File Edit Cursor Zoom Bo</u>	okmark F <u>o</u> rmat <u>W</u> i	ndow
🗃 🖬 🚑 🕴 👪 🛍	上 🕺 🕒	
/entityname/a /entityname/b /entityname/q	0 0 0	
	600 ps	500 1 ns
	0 ps	0 ps
0 ps to 1125 ps		1.

Figure 10 Wave

- 15. Go to the Run menu and select Run –All.
- 16. Press the **Break** button after few seconds to stop running. Watch wave window for the expected results, see **Figure 11**.

== wave - default		
<u>File E</u> dit <u>C</u> ursor <u>Z</u> oom <u>B</u> o	okmark F <u>o</u> rmat <u>W</u> i	indow
🗃 🖬 🍯 🕴 🖁 🛍	🕒 🕺 🕒	
/entityname/a /entityname/b /entityname/q	1 0 0	
	2712250 ps	2711500 2712 ns
	0 ps	
2711181 ps to 2712306 ps	3	1.

Figure 11 Wave

17. Go to the **Run** menu and select **Restart**, this clears the waveform window as shown in **Figure** 12.

= - wave - default					_	
<u>File E</u> dit <u>C</u> ursor <u>Z</u> oom <u>B</u> o	okmark F <u>o</u> rmat <u>W</u> i	indow				
🗃 🖬 🍯 👗 🖻 🛍	🛯 📐 💥 🕒	- Q Q	Q Q		11 I¥ 🕺	
/entityname/a /entityname/b /entityname/q	U U U					
	0 ps		1 i i i i 50	1 i i i i DO	1 1	ns i
	0 ps	0 ps				
0 ps to 1125 ps						11.

Figure 12 Wave

The values can also be forced by:

1. Go to the View menu and choose Signals, the signals window appears, see Figure 13.




Figure 13 Signals

- 2. Select **a**.
- 3. Go to the Edit menu and choose Force.
- 4. Force the value 1 for a
- 5. Press OK
- 6. Force the value **0** for **b** the same way.
- 7. Press OK
- 8. In the wave window single step by pressing [1] (Run) button a few times and watch the expected results.
- 9. Continue forcing different values during the simulation to see all the possibilities.
- 10. Close Modelsim window

Exemplar Leonardo Spectrum Synthesis

1. Press the Synthesis Tool button, a dialog appears, see Figure 14.

×
VHDL files are not added to the 'HDL Synthesis' Tool in the project tree view pane on the left hand side. The VHDL files should be added in the bottom-up order i.e file with the top level entity should be selected last in the file selection browser. Do you want to Add VHDL files now?
yes no

Figure 14 VHDL Files

2. Pess yes. A browser window appears, see Figure 15.

Compile HDL	. Source Files
Library:	work
Look jn:	🔁 lab1 💽 🖻 📺 📰
i work i andgate.vi i atmel.vhd iii i i i i i i i i i i i i i i i i i	hd
File <u>n</u> ame:	"atmel.vhd" "andgate.vhd"
Files of <u>type</u> :	HDL Files (*.v;*.vl;*.vhd;*.vho;*.hdl;*.vo)
	Default Options Edit Source

Figure 15 Browser

- 3. Select andgate.vhd and atmel.vhd. Leonardo automatically lists the two selected input files, AT94K as technology and Output file as c:\training\labl\andgate.edf
- 4. Press the **Run Flow** button.
- 5. Close Leonardo.

Place and Route IDS (Figaro)

1. Press the Figaro IDS button, a dialog appears, see Figure 16.




Figure 16 FPGA Place and Route Tool Settings

- 2. Select Open EDF Netlist and press Browse to select c:\training\lab1\andgate.edf.
- 3. Press OK, the Figaro Batch Options window appears, see Figure 17.

Figaro Batch Options	
Design Constraints	
Click here to edit/assign pin locks> Assign Pin Locks	
□ Place and Route	
Quality O1 © 2 O 3 O 4 O 5 O Auto	
Timing Driven Design Edit Timing Constraints	
Click on Compile button to run through the entire FPGA design flow. To run individual steps in the design flow or to do manual place and route, click on OK and select Window->New Compile window on Figaro desktop	
OK Compile Help	

Figure 17 Figaro Batch Options

4. Select Assign Pin Locks, this will open the assign pin locks dialog box, see **Figure 18**.

🖀 Assign Pin Locks		
Design I./Os	Usable Pins <purpose></purpose>	
a (-> A.202) b (-> A.198) q (-> A.200)	A.196 A.197 A.198 (-> b) A.199 A.299 (+, r)	Cancel
	A.200 (-> q) A.201 A.202 (-> a) A.203 A.204 <gck8></gck8>	Help
•	N N	3
	< Lock >>	Lock All
Unlock	Unlock	Unlock All

Figure 18 Assign Pin Locks

- 5. Select 'a' under Design I/O and 'A.202' under Usable Pins
- 6. Press Lock.
- 7. Follow same procedure for all the I/Os as shown above.
- 8. Press OK
- 9. Press the **Compile** button. This will partition, place and route the design and export the bitstream.
- 10. If the routing is successful compile button in Figaro turns green or red if unsuccessful.
- 11. Exit Figaro, save the design.

Postlayout Simulation using Modelsim simulator for Lab1

1. Double-click on **Post-layout Coverification** under the Project list to add the back annotated files, see **Figure 19**.




Figure 19. Project Window

2. The Test Bench Manager window appears, see Figure 20.

🖌 Test Bench Manager	×
Please select the test bench file to be included with Post-Layout Co To edit the file, click on the Edit File button	overification
c:\training\lab1\figba\andgate_posttb.vhd	Browse
OK Edit File Cancel	

Figure 20 Test Bench Manager

3. Select Edit File

Note:

Since we are using only FPGA portion of FPSLIC, it is necessary to delete avr_ram_int component.

4. Highlight the stimulus syntax as shown in **Figure 21.**

🗉 andgate_posttb.vhd - WordPad	_ 🗆 🗵
<u>File E</u> dit <u>V</u> iew Insert F <u>o</u> rmat <u>H</u> elp	
<pre>signal sig_EXT_INT1: STD_LOGIC; signal sig_EXT_INT2: STD_LOGIC; signal sig_EXT_INT3: STD_LOGIC; signal sig_UART0_TX0: STD_LOGIC; signal sig_UART1_TX1: STD_LOGIC; signal sig_TOSC2: STD_LOGIC; signal sig_SDA_OUT: STD_LOGIC; signal sig_SDA_OUT: STD_LOGIC; signal sig_PORTD: STD_LOGIC; signal sig_PORTD: STD_LOGIC VECTOR (7 downto 0); signal sig_PORTE: STD_LOGIC VECTOR (7 downto 0); signal one : STD_LOGIC := '1'; signal zero : STD_LOGIC := '0';</pre>	×
BEGIN inst_andgate:entityname port map (a => sig a,	
b => sig_b, q => sig_q);	
stimulus_process: process begin **** Add your stimulus values here **** end process stimulus_process; end arch_test_bench;	
For Help, press F1	NUM //
Figure 21 Stimulus	

Figure 21 Stimulus

5. Copy the following stimulus:

stimulus_process: process begin sig_a <= '0'; sig_b <= '0'; wait for 100 ns; sig_a <= '1'; wait for 100 ns; sig_b <= '1'; wait for 200 ns; end process stimulus_process;

The edited file is shown in **Figure 22**.

🗒 andgate_posttb.vhd - WordPad	_ 🗆 🗵
<u>File E</u> dit <u>V</u> iew <u>I</u> nsert F <u>o</u> rmat <u>H</u> elp	
signal sig_SDA_OUT: STD_LOGIC; signal sig_PORTD: STD_LOGIC_VECTOR (7 downto 0); signal sig_PORTE: STD_LOGIC_VECTOR (7 downto 0); signal one : STD_LOGIC := '1'; signal zero : STD_LOGIC := '0';	×
BEGIN	
<pre>inst_andgate:entityname port map (a => sig_a, b => sig_b, q => sig_q);</pre>	
stimulus process: process begin sig_a <= '0'; sig_b<='0'; wait for 100 ns; sig_a <= '1';	
wait for 100 ns; sig_b <= '1'; wait for 200 ns; end process stimulus_process;	
end arch_test_bench;	-
For Help, press F1	

Figure 22 Edited Stimulus

- 6. Go to the File menu and choose Save.
- 7. Press **OK** to close the Test Bench Manager, the *select top level entity of the VHDL test bench* dialog box appears, see **Figure 23**.

<mark>/</mark>	×
Select the top level entit	y of the VHDL testbench
entityname	
post_test_bench	
	•
ОК	Cancel

Figure 23 Top Level Entity

8. Select post_test_bench and press OK, the SDF timing value dialog appears, see Figure 24.

<mark>/</mark>			×
	F timing value « on the design ir	(minimum, typical, Instance	maximum>
minimum			A
typical			
maximum			-
1	[]		
	OK	Cancel	

Figure 24 SDF Timing Value

9. Select typical and press OK, ModelSim opens, see Figure 25.




Figure 25 ModelSim

- 10. Minimize the DOS window
- 11. Type add wave -r /*
- 12. Type run -all
- 13. Press the break button after few seconds to see the results, see Figure 26.




Figure 26 Wave Results

14. Go to the File menu and select Quit .

Programming the Device

Hardware Setup

- 1. Connect the 25-pin parallel cable to the 25-pin Male connector of the ATDH2225 download cable, the 10-pin female header plugs into 10-pin male header (J1) on ATDH94STKB board.
- 2. Connect the power supply from an AC outlet to the 9V DC connector (P3) on ATDH94STKB
- 3. Make sure to set the jumpers that are located in between LEDs and Switches to FPGA side.
- 4. Adjust SW10 to PROG.
- 5. Adjust SW14 to ON position.

Software Setup

- 1. Launch CPS
- 2. Make sure to set the fields as shown below

	(Please select Fam	-		edure menu)	
Files Input File: C:\tra	artition, program and veri ining\lab1\andgate.bst ining\lab1\out.bst	ify from an Atme	Info One or more At subsequent do checksum can each programm HEX values are	wnload session be obtained fro ing session. In only appender e been partition	nay be generated for s. The optional m the log output of this version of CPS, d to the .BST output ed. The output file
Family: Device: Reset Polarity: Address [hex]: Console	FPSLIC ATFS40 Low	• •	COMM Port: Data Rate: A2 Bit Level:	LPT1 Fast Low	
		Start Pr	rocedure Res	store Defaults	View Log File

Figure 27 CPS

- Click Start Procedure, if everything goes OK you should see "Number of Fatal Errors
 Check if AT94K40 configuration is successful:
 - - Press Reset switch (SW12) on the right hand board edge.
 - Make sure to adjust **SW10** to **RUN** position.
 - Press SW1 and SW2 to check if andgate is working as expected.

LAB 2 – LeonardoSpectrum with Automatic Macro Generators

In this lab, the test bench file adder_tb is used for functional simulation. Copy the file from SystemDesigner/examples/fpga to c:\training\lab1

Creating a Project

• Follow Section1 in Lab1 to Set up the c:\training\lab2\lab2.apj Project in System Designer.

FPGA Place and Route (Figaro IDS) and HDL Planner

1. Press Figaro IDS, the FPGA Place and Route Tool Settings dialog box opens, see Figure 28.

FPGA Place & Route Tool Settings	×
O Open EDIF Netlist	ок
Browse	Help
 Open Saved FPGA design file (.fgd) 	
Browse	Cancel
Run FPGA place & route tool in stand alone mode	
Select this mode if you want to launch the FPGA place &	
route tool, to run macro generators.	
Files Settings	

Figure 28. FPGA Place and Route Tool Settings

- 2. Select **Run FPGA place & route tool in stand alone mode**, another FPGA Place and Route Tool Settings dialog box appears.
- 3. Take the default user library
- 4. Press **OK.** Figaro opens.
- 5. Go to the File menu and choose Design Setup.
- 6. Press New Design...

- 7. Complete the fields as shown below:
 - Design Directory: C:\training\lab2
 - Design Name: adder
 - Files of Type EDIF Netlist (*.edf)
 - Configuration AT94K
 - Tools Flow
 Exemplar-MTI
- 8. Press OK
- 9. Press OK

HDL Planner

• Edit the template to match the adder (Adder.vhd) design file below:

Adder.vhd

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_signed.all;
_ _
-- Do not delete following library and use clauses.
---
library work;
use work.components.all;
ENTITY entityName IS
      PORT (
            А, В
                       : IN std_logic_vector(3 downto 0);
                        : OUT std logic vector(3 downto 0)
            Q
      );
END entityName;
ARCHITECTURE behaviour of entityName IS
_ _
--Add SIGNAL definitions here
BEGIN
Q \leq A + B;
END behaviour;
```

10. Go to the File menu and choose Save As adder.vhd in the directory created above.

11. Close Figaro.

Functional Simulation using test bench file (adder_tb.vhd)

- 1. Copy adder_tb to c:\training\lab2
- 2. Click on the Simulator button. ModelSim opens.
- 3. Go to the Design menu and choose Create a New Library, take the default
- 4. Go to the Design menu and choose Compile, select compile atmel.vhd, adder.vhd and adder_tb.vhd
- 5. Press Done
- 6. Go to the Design menu and choose Load New Design, select entityname_tb
- 7. Press Add
- 8. Press Load
- 9. Type add wave -r /*
- 10. Type run –all
- 11. Click on break button after a few seconds.

12. In the wave window, go to the **Zoom** menu and choose **Zoom Full**. The results are as shown in Figure 29.

	패 wave - default		
	<u>File Edit Cursor Zoom Bookman</u>	k F <u>o</u> rmat <u>W</u>	indow
B→ /entityname_tb/sig_b 0000 0000 0011 0100 0000 0010 0000 0011 0100 0000 0011 0100 0000 0011 0110 0000 0011 0110 0000	🗃 🖬 🧉 👗 🖻 🛍 🕴 🙏	t 👗 📜 🛨	
B+ /entityname_tb/sig_q 0000 0000 00110 0011 01110 0101 1110 0110 1001 1010 1000 0000 <td< th=""><th>⊕–<mark>–</mark> /entityname_tb/sig_a</th><th>0000</th><th><u>10000 X0001 X0010 X0011 X0100 X0101 X0110 X0111 X0000 X1001 X1010 X1011 X1100</u></th></td<>	⊕– <mark>–</mark> /entityname_tb/sig_a	0000	<u>10000 X0001 X0010 X0011 X0100 X0101 X0110 X0111 X0000 X1001 X1010 X1011 X1100</u>
B+ /entityname_tb/uut/a 0000 0000 0001 0010 0011 0110 0111 0000 1001 1010 1010 1011 10000 1001 1011 1000 1001 1011 1000 1000 1001 1011 1000		0000	0000 20011 20100 20000 20010 20000 21000 20000 20110 20000
B+ /entityname_tb/uut/b 0000 0000 0010 0000 1000 0000 0110 0000 Im+ /entityname_tb/uut/q 0000 0000 0110 0001 0110 0000 1010 <td></td> <td>0000</td> <td><u>0000 X0100 X0110 X0011 X0110 X0101 X1110 X0111 X0110 X1001 X1010 X1011 X1100</u></td>		0000	<u>0000 X0100 X0110 X0011 X0110 X0101 X1110 X0111 X0110 X1001 X1010 X1011 X1100</u>
Image: The state of the st		0000	<u>0000 X0001 X0010 X0011 X0100 X0101 X0110 X0111 X0000 X1001 X1010 X1011 X1100</u>
D000000 ps 200 ns 400 ns 600 ns 0 ps 0 ps 0 ps 0 ps		0000	0000 20011 20100 20000 20010 20000 21000 20000 20110 20000
		0000	<u>10000 X0100 X0110 X0011 X0110 X0101 X1110 X0111 X0110 X1001 X1010 X1011 X1100</u>
O ps O ps		000000 ps	
		Û DS	
O ps to 641752 ps	0 0.11750		

Figure 29 Wave Results

13. In ModelSim, go to the File menu and choose Quit.

Exemplar Leonardo Spectrum Synthesis

1. Press the **Synthesis Tool** button. A dialog to add the VHDL files appears, see **Figure 30**.

VHDL files are not added to the 'HDL Synthesis' Tool in the project tree view pane on the left hand side. The VHDL files should be added in the bottom-up order i.e file with the top level entity should be selected last in the file selection browser. Do you want to Add VHDL files now?
<u>ves</u> no

Figure 30 Add VHDL Files

- 2. Pess yes. A browser window appears.
- Select adder.vhd and atmel.vhd
 Press OK, Leonardo automatically lists the 2 input files and AT94K as the technology
- 5. Press Run Flow
- 6. If successful exit Leonardo.

Place and Route using IDS (Figaro)

- 1. Press the Figaro IDS button.
- 2. Select Open EDF Netlist and press Browse.
- 3. Select adder.edf and press OK. A dialog to run IDS without the AVR-FPGA constraints appears, see Figure 31.

adder.ict file does not exist. Do you want to run Figaro IDS without the AVR-FPGA interface constraints. AVR-FPGA constraints can be specified using the AVR-FPGA Interface button in the design flow view
ves no

Figure 31 AVR-FPGA Constraints

- 4. Select yes, Figaro should run through Open, Map and Parts automatically.
- 5. Select Assign Pin Locks. This will open the pin constraint dialog box.
- 6. Lock the pins as shown below

Design I/Os	Usable Pins		
A0 (SW1)	202		Lock
A1 (SW2)	198	Lock	
A2 (SW3)	192	Lock	
A3 (SW4)	188	Lock	
B0 (SW5)	180	Lock	
B1 (SW6)	176	Lock	
B2 (SW7)	172	Lock	
B3 (SW8)	168	Lock	
Q0 (L1)	2	00	Lock
Q1 (L2)	1	96	Lock
Q2 (L3)	1	90	Lock
Q3 (L4)	1	86	Lock

- 7. Press the **Compile** button to partition, place and route the design and export the bitstream.
- 8. Go to the **Window** menu and choose **New Compile Window** or double-click on the part in the **Parts Assembler**.
- 9. Save and close Figaro

Postlayout Simulation

- 1. Double-click on **Post-layout Coverification** under Project list to add the back annotated files.
- 2. The Test Bench Manger pops up with the path c:\training\lab2\figba\adder_posttb.vhd, press Edit File
- 3. Remove avr_ram_int component and avr_instance: from adder_posttb.vhd (refer lab1)
- 4. Add the following stimulus to the test bench

```
sig_a <= "1111";
sig_b <= "0000";
wait for 50 ns;
```

sig_b <= "1111";
wait for 50 ns;</pre>

- 5. Go to the File menu and choose Save
- 6. Close the editor and press **OK**

- 7. In the next dialog box, select **Post_test_bench and** press **OK**
- 8. In the next dialog box, select typical and press OK
- 9. In the Modelsim window, type add wave -r /* and type run -all
- 10. In the Wave window, press the **Break** button to stop simulation.
- 11. Go to the Zoom menu and choose Zoom Full to view the results
- 12. Ctrl select the signals **a_3**, **a_2**, **a_1**, **a_0** in the order specified.
- 13. Right mouse click and press **Combine**

To change the binary values to hexadecimal or to any other form

- 1. Select the signal that you wish to change the radix
- 2. Right click and select **Radix** to change the results from binary to hexadecimal or any other form. The final results are as shown in **Figure 32**.




Figure 32 Wave Results

3. Go to the File menu and choose Quit

Programming the Device using adder.bst

Refer to lab 1.

LAB 3 : Synthesis with Macros

Creating a Project

1. Create a new named C:\training\lab3\lab3.apj

FPGA Place and Route

- 1. Press the IDS Figaro button.
- 2. Select **Run FPGA place & route tool in stand alone mode**, another FPGA Place and Route Tool Settings dialog box appears.
- 3. Take the default user library
- 4. Press OK. Figaro opens.
- 5. Press File \rightarrow Design Setup.
- 6. Press **New Design... c**omplete the fields as shown below:
 - Design Directory: C:\training\lab3
 - Design Name: counter
 - Files of Type EDIF Netlist (*.edf)
 - Configuration AT94K
 - Tools Flow Exemplar-MTI
- 7. Press OK

•

8. Press OK

HDL Planner

Start HDLPlanner.

- 1. From the Category pull-down list, select Counter
- 2. From the Component pull-down list, select CounterUp Counter, counting Upward
- 3. Press the **Define**, take the default.
- 4. Scroll down to the bottom of the file and select as shown in Figure 33...




Figure 33 Signal Definitions

- 5. Then press the **Instance** button to instantiate the code.
- Note **Define** will always place the component definition in the correct place. **Instance** will instantiate the code wherever the cursor is.
- Edit the template to match the counter.vhd design as shown in next two pages (need to only edit the second page). Sections shown in italics are supplied by HDL Planner, sections in bold should be hand edited.

Counter.vhd

```
-- HDLPlanner Start counterUp_prl

-- Do not **Delete** previous line

library ieee ;

use ieee.std_logic_1164.all;

use ieee.std_logic_arith.all;

use ieee.std_logic_unsigned.all;

ENTITY counterUp_prl IS

generic (WIDTH : integer := 4);

port(
```

```
: IN std_logic;
              RN
                      : IN std_logic;
              CLK
                        : OUT std_logic_vector (WIDTH-1 downto 0);
              0
              RCO
                        : OUT std logic
          );
END counterUp_prl ;
ARCHITECTURE behv OF counterUp_prl IS
constant clockEdge : std_logic := '1';
constant setOrResetLevel : std_logic := '0';
constant setOrReset: integer := 0;
SIGNAL Qtmp : std_logic_vector(WIDTH-1 downto 0);
begin
   process(CLK,RN)
   begin
         if(RN = setOrResetLevel) then
                Qtmp <= CONV_STD_LOGIC_VECTOR(setOrReset,WIDTH);</pre>
         elsif (CLK = clockEdge and CLK'event) then
                Qtmp <= Qtmp + '1';
         end if;
         if (Qtmp = CONV_STD_LOGIC_VECTOR(-1,WIDTH)) then
                RCO <= '1';
         else
                RCO <= '0';
         end if;
     end process;
         Q \leq Qtmp;
end behv;
-- Do not **Delete** next line
-- HDLPlanner End counterUp_prl
LIBRARY ieee ;
USE ieee.std_logic_1164.all;
_ _
-- Do not delete following library and use clauses.
___
library work;
use work.components.all;
ENTITY entityName IS
      PORT (
                  RESET : IN std_logic;
                  CLOCK : IN std_logic;
                  COUNT : OUT std_logic_vector ( 3 downto 0);
                  RCOUT : OUT std_logic
      );
END entityName;
ARCHITECTURE behaviour of entityName IS
-- Add SIGNAL definitions here
```

END behaviour;

These are the parameters for the Macro Generator. You can use the same definition for any counter, and simply instantiate different sizes by modifying the values above and the net names.

- Go to the **Tools** menu and choose **Macro Generators**. This will create any components you have instantiated.
- 8. Go to the File menu and choose Save As counter.vhd
- 9. Close Figaro

Exemplar Leonardo Spectrum Synthesis

- 1. Press on Synthesis Tool button(This will open Leonardo Spectrum)
- 2. Proceed as in earlier examples

Place and Route using IDS (Figaro)

- 1. Select Figaro IDS...
- 2. Enable Open EDF Netlist
- 3. Press Browse, select counter.edf in the next dialog box
- 4. Press OK
- 5. Select **yes**, when the next dialog pops up, Figaro should run through Open, Map and Parts automatically.
- 6. Select Assign Pin Locks. This will open the pin constraint dialog box.
- 7. Press OK
- Press the **Compile** button. This will partition, place and route the design and export the bitstream.
- 9. Go to the **Window** menu and choose **New Compile Window** or double-click on the part in the Parts Assembler
- 10. Save and close Figaro

Postlayout Simulation

- 1. Double click on **Post-layout Coverification** under Project list to add the back annotated files.
- 2. Test Bench Manger pops up with the path c:\training\lab2\figba\counter_posttb.vhd
- 3. Press Edit File
- Remove avr_ram_int component & avr_instance: from counter_posttb.vhd and add stimulus as shown at the end of the file. Edited portion is in bold:

```
-- Post-Layout Test Bench File
_____
-- Design : counter
-- Program : Figaro
-- Version : Atmel 7.2 (patch level 1 applied)
-- Vendor : Atmel
-- Created : May 9, 2001 at : 1:42:41 am
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.VITAL timing.all;
library AT94K;
--library user94k;
use AT94K.VCOMPONENTS.all;
entity post_test_bench is
end post_test_bench;
architecture arch_test_bench of post_test_bench is
component entityName
   port (
     RESET : in STD_LOGIC := 'X';
     CLOCK : in STD_LOGIC := 'X';
     COUNT : out STD_LOGIC_VECTOR(3 downto 0);
     RCOUT : out STD_LOGIC
    );
end component;
  signal sig_RCOUT: STD_LOGIC;
  signal sig_COUNT: STD_LOGIC_VECTOR(3 downto 0);
  signal sig_RESET: STD_LOGIC;
  signal sig_CLOCK: STD_LOGIC;
  signal sig_UART0_RX0: STD_LOGIC;
  signal sig UART1 RX1: STD LOGIC;
  signal sig_TOSC1: STD_LOGIC;
  signal sig_SCL_IN: STD_LOGIC;
  signal sig_SDA_IN: STD_LOGIC;
  signal sig_EXT_INT0: STD_LOGIC;
  signal sig_EXT_INT1: STD_LOGIC;
  signal sig_EXT_INT2: STD_LOGIC;
  signal sig_EXT_INT3: STD_LOGIC;
  signal sig_UART0_TX0: STD_LOGIC;
  signal sig_UART1_TX1: STD_LOGIC;
  signal sig_TOSC2: STD_LOGIC;
  signal sig_SCL_OUT: STD_LOGIC;
  signal sig SDA OUT: STD LOGIC;
 signal sig_PORTD: STD_LOGIC_VECTOR (7 downto 0);
 signal sig_PORTE: STD_LOGIC_VECTOR (7 downto 0);
 signal one : STD_LOGIC := '1';
  signal zero : STD_LOGIC := '0';
shared variable ENDSIM:boolean := false;
constant CLK_PERIOD: TIME := 200 ns;
BEGIN
```

inst_counter:entityName

```
port map (
RESET => sig_RESET,
CLOCK => sig_CLOCK,
COUNT => sig_COUNT,
RCOUT => sig RCOUT
);
CLK GEN : process
begin
  if ENDSIM = false then
    sig clock <= '1';</pre>
      wait for CLK PERIOD/2;
    sig_clock <= '0';</pre>
      wait for CLK_PERIOD/2;
    else
      wait;
    end if;
  end process;
stimulus_process: process
begin
      sig_reset <= '0';</pre>
        wait for 50 ns;
      sig_reset <= '1';</pre>
        wait for 50 us;
end process stimulus_process;
```

end arch_test_bench;

- 5. Go to the **File** menu and choose **Save**
- 6. Press OK in the Test Bench Manager dialog box
- 7. In the next dialog box, select Post_test_bench and press OK
- 8. In the next dialog box, select typical and press OK
- 9. In the ModelSim window, Type add wave -r /* and type run -all
- 10. In the Wave window, press the **Break** button in the wave window to stop simulation.
- 11. Go to the Zoom menu and choose Zoom Full to view the results

Programming the Device

Download counter.bst to AT94K device as shown in previous labs.

LAB 4 : LeonardoSpectrum with Black Box Macro Generators

Creating a New Design

• Create a new Project named C:\training\lab4\lab4.apj

FPGA Place and Route

- 1. Select **Run FPGA place & route tool in stand alone mode**, another FPGA Place and Route Tool Settings dialog box appears.
- 2. Take the default user library
- 3. Press **OK.** Figaro opens.
- 4. Go to the File menu and choose Design Setup.
- 5. Press **New Design...** and complete the fields as shown below:
 - Design Directory: C:\training\lab4
 - Design Name: ramdesign
 - Files of Type EDIF Netlist (*.edf)
 - Configuration AT94K
 - Tools Flow
 Exemplar-MTI
- 6. Press OK

Macro Generator

- 1. Start Macro Generator.
- 2. Fill in the following fields:
 - Category Tab Memory
 - Macro Tab
 RAM Dual Port
 - Address Width
 - Width
 - External Decoding
 - Clustered Synchronous

6

16

- RAM Type Synchrono
 Macro Name ramblock
- Press the Generate button. A statistics dialog appears if the generator ran successfully, see Figure 34.

AT94K Macro Generator Statistics					
Masro - rambiosk					
Macro Performance (using -1 spe	ed grade)				
Speed :	123.9 MHz				
Critical Path Delay :	8.1 ns				
Power Consumption :	" mA/MHz				
Macro Dimensions Logic Size (x*y) :	2x14 logic cells				
Equivalent TTL Gates :	N/A				
Average Gates per Cell :	N/A				
OK					

Figure 34 Statistics

- 3. Press **OK** to close the statistics dialog box.
- 4. Press Cancel to close the 'Macro Generator dialog box'.

HDL Planner

 Edit the template to match the Ramdesign.vhd file on the next page. You can copy the component definition from the file ramblock.vht under c:/training/lab4/user94k/ramblock, see Figure 35.




Figure 35 Component

2. **Paste** the component definition under 'ARCHITECTURE' as shown in the Ramdesign.vhd file You can do the same for Port Map as well, this time you paste the contents under BEGIN. Italicized contents shows the copied contents from ramdesign.vht file and bold content shows the edited part of it

Ramdesign.vhd

```
LIBRARY ieee ;
USE ieee.std_logic_1164.all;
_ _
-- Do not delete following library and use clauses.
_ _
library work;
use work.components.all;
ENTITY entityName IS
                                    : out std_logic_vector(15 downto
     PORT (
                        dataout
0);
                  addressin
                            : in std_logic_vector(5 downto 0);
                  addressout : in std_logic_vector(5 downto 0);
                        clock
                                          : in std_logic;
                        datain
                                          : in std_logic_vector(15
downto 0);
                                    : in std_logic;
                        read
                        write
                                          : in std logic
      );
END entityName;
ARCHITECTURE behaviour of entityName IS
SIGNAL dmmy_din : STD_LOGIC_VECTOR(7 downto 0) := (others => 'Z' );
SIGNAL dummy
                  : STD_LOGIC := 'Z';
---
-- Add SIGNAL definitions here
component ramblock
   port (
     DOUT : out std_logic_vector(15 downto 0);
     AIN : in std_logic_vector(5 downto 0);
     AOUT : in std_logic_vector(5 downto 0);
     CLK : in std_logic;
     DIN : in std_logic_vector(15 downto 0);
     OEN : in std_logic;
     WEN : in std_logic
    );
 end component;
BEGIN
U1 : ramblock
     PORT MAP (
                        DOUT => dataout,
                        AIN => addressin,
                        AOUT => addressout,
                        CLK => clock,
                        DIN => datain,
                        OEN => read,
                        WEN => write
      );
END behaviour;
```

3. When complete Save As Ramdesign.vhd. Make sure it is in the design directory.

4. Close HDL Planner and Figaro

Exemplar Logic-LeonardoSpectrum Synthesis

- Press the Synthesis Tool button.
- Press yes to add the VHDL files.
- Select ramdesign.vhd and atmel.vhd
- Press OK, Leonardo automatically lists the 2 input files and AT94K as the technology
- Press Run Flow
- Close Leonardo, now need to save the project

Place and Route using IDS (Figaro)

- 1. Select Figaro IDS...
- 2. Enable Open EDF Netlist
- 3. Press Browse, select ramdesign.edf in the next dialog box
- 4. Press OK
- 5. Select yes, when the next dialog pops up, Figaro automatically runs Open, Map and Parts.
- 6. Press the **Compile** button. This will partition, place and route the design and export the bitstream.
- 7. Go to the **Window** menu and choose **New Compile Window** or double-click on the part in the Parts Assembler
- 8. Save and close Figaro

Postlayout Simulation

- 1. Double click on **Post-layout Coverification** under Project list to add the back annotated files.
- 2. Test Bench Manger pops up with the path c:\training\lab2\figba\ramdesign_posttb.vhd
- 3. Press Edit File
- 4. Remove avr_ram_int component & avr_instance: from ramdesign_posttb.vhd and add the stimulus as shown at the end of the file. Edited portion is in bold:

```
signal sig_PORTE: STD_LOGIC_VECTOR (7 downto 0);
signal one : STD_LOGIC := '1';
signal zero : STD_LOGIC := '0';
```

shared variable ENDSIM : boolean := false; constant CLK PERIOD : TIME := 200 ns;

BEGIN

```
inst_ramdesign:entityName
port map (
ADDRESSIN => sig_ADDRESSIN,
ADDRESSOUT => sig_ADDRESSOUT,
clock => sig_clock,
DATAIN => sig_DATAIN,
read => sig_read,
write => sig_write,
DATAOUT => sig_DATAOUT
);
CLK_GEN : process
begin
    if ENDSIM = false then
        sig_clock <= '1';</pre>
```

```
wait for CLK PERIOD/2;
    sig clock <= \overline{0};
      wait for CLK_PERIOD/2;
    else
      wait;
  end if;
end process;
stimulus_process: process
begin
sig read <= '1';</pre>
sig_write <= '0';</pre>
sig addressin <= "100000";</pre>
sig_datain <= "111000000000000";</pre>
  wait for 500 ns;
sig read <= '0';</pre>
sig addressout <= "100000";</pre>
  wait for 500 ns;
end process stimulus process;
end arch test bench;
```

- 5. Go to the File menu and choose Save
- 6. Press OK in the Test Bench Manager dialog box
- 7. In the next dialog box, select Post_test_bench and press OK
- 8. In the next dialog box, select **typical** and press **OK**
- 9. In the ModelSim window, Type add wave -r /* and type run 500us
- 10. In the Wave window, press the Break button in the wave window to stop simulation.
- 11. Go to the **Zoom** menu and choose **Zoom Full** to view the results